David Atienza, and Tajana Simunic Rosing Performance and Energy Evaluation of Memory Organizations in NoC-Based MPSoCs under Latency and Task Migration, p.56 ,
and Flávio Rech Wagner Crosstalk Fault Tolerant NoC: Design and Evaluation, p.81 ,
Moraes From Assertion-Based Verification to Assertion-Based Synthesis, p.94 ,
Katell Morin-Allory, and Dominique Borrione Power Macro-Modeling Using an Iterative LS, p.118 ,
156 Petru B. Bacinschi and Manfred Glesner Techniques for Architecture Design for Binary Arithmetic Decoder Engines Based on Bitstream Flow Analysis, 181 Dieison Antonello Deprá and Sergio Bampi ,