T. Wiegand, G. Sullivan, G. Bjøntegaard, and A. Luthra, Overview of the H.264/AVC video coding standard, IEEE Transactions on Circuits and Systems for Video Technology, pp.560-576, 2003.
DOI : 10.1109/TCSVT.2003.815165

D. Marpe, H. Schwarz, and T. Wiegand, Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard, IEEE Transactions on Circuits and Systems for Video Technology, 2003.
DOI : 10.1109/TCSVT.2003.815173

Y. Yang, C. Lin, H. Chang, C. Su, and J. Guo, A High Throughput VLSI Architecture Design for H.264 Context-Based Adaptive Binary Arithmetic Decoding with Look Ahead Parsing, 2006 IEEE International Conference on Multimedia and Expo, pp.357-360, 2006.
DOI : 10.1109/ICME.2006.262510

H. Eeckhaut, M. Christiaens, . D. Stroobandt, and V. Noolet, Optimizing the critical loop in the H.264/AVC CABAC decoder, 2006 IEEE International Conference on Field Programmable Technology, 2006.
DOI : 10.1109/FPT.2006.270301

W. Yu and Y. He, A High Performance CABAC Decoding Architecture, IEEE Transactions on Consumer Electronics, pp.1352-1359, 2005.

C. Kim and I. Park, High speed decoding of context-based adaptive binary arithmetic codes using most probable symbol prediction, Circuits and Systems ISCAS 2006. Proceedings. 2006 IEEE International Symposium on, 2006.

L. Bingbo, Z. Ding, F. Jian, W. Lianghao, and Z. Ming, A high-performance VLSI architecture for CABAC decoding in H, ASICON '07. 7th International Conference on, pp.790-793, 2007.

P. Zhang, W. Gao, D. Xie, and D. Wu, High-Performance CABAC Engine for H.264/AVC High Definition Real-Time Decoding, 2007 Digest of Technical Papers International Conference on Consumer Electronics, pp.1-2, 2007.
DOI : 10.1109/ICCE.2007.341383

K. Suhring, H.264/AVC Reference Software In: Fraunhofer Heinrich-Hertz-Institute Available in: http://iphome.hhi.de/suehring, 2008.

M. Reisslein, YUV Video Sequences". Video Traces Research Group Available in: http, 2008.

D. A. Depra, V. S. Rosa, and S. Bampi, A novel hardware architecture design for binary arithmetic decoder engines based on bitstream flow analysis, Proceedings of the twenty-first annual symposium on Integrated circuits and system design, SBCCI '08, pp.239-244, 2008.
DOI : 10.1145/1404371.1404434

X. Mei-hua, C. Yu-lan, R. Feng, and C. Zhang-jin, Optimizing Design and FPGA Implementation for CABAC Decoder, High Density Design Packaging and Microsystem Integration, 2007 International Symposium on, pp.1-5, 2007.
DOI : 10.1109/HDP.2007.4283645