, Fault modeling and simulation for crosstalk in system-on-chip interconnects, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051), pp.297-303, 1999.
DOI : 10.1109/ICCAD.1999.810665
, Single-Event Upsets in Microelectronics: Fundamental Physics and Issues, MRS Bulletin, vol.392, issue.02, pp.111-116, 2003.
DOI : 10.1109/23.340543
, The Data-Link Layer in NoC Design Networks on chips: Technology and Tools
, A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign & system synthesis , CODES+ISSS '03, pp.188-193, 2003.
DOI : 10.1145/944691.944694
, Feature - Xpipes : a network-on-chip architecture for gigascale systems-on-chip, IEEE Circuits and Systems Magazine, vol.4, issue.2, pp.18-31, 2004.
DOI : 10.1109/MCAS.2004.1330747
, Quality-of-Service and Error Control Techniques for Network-on-Chip Architectures, Great Lakes Symposium on VLSI (GLSVLSI'04), pp.45-50, 2004.
, Analysis of Error Recovery Schemes for Networks on Chips, IEEE Design and Test of Computers, vol.22, issue.5, pp.434-442, 2005.
DOI : 10.1109/MDT.2005.104
, Essential Fault-Tolerance Metrics for NoC Infrastructures, 13th IEEE International On-Line Testing Symposium (IOLTS 2007), pp.37-42, 2007.
DOI : 10.1109/IOLTS.2007.31
URL : https://hal.archives-ouvertes.fr/hal-00174144
, HERMES: an infrastructure for low area overhead packet-switching networks on chip, Integration, the VLSI Journal, vol.38, issue.1, pp.69-93, 2004.
DOI : 10.1016/j.vlsi.2004.03.003
, Cyclic redundancy code (CRC) polynomial selection for ebedded systems, The International Conference on Dependable Systems and Networks, pp.1-10, 2004.
DOI : 10.1109/dsn.2004.1311885
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.5.5027
, Digital Integrated Circuits, 2003.