Skip to Main content Skip to Navigation
Conference papers

Emerging Technologies and Nanoscale Computing Fabrics

Abstract : This chapter describes a reconfigurable computing architecture based on clusters of regular matrices of fine-grain dynamically reconfigurable cells using double-gate carbon nanotube field effect transistors (DG-CNTFET), which exhibit ambivalence (p-type or n-type behaviour depending on the back-gate voltage). Hierarchical function mapping methods suitable for the cluster of matrices structure have been devised, and various benchmark circuits mapped to the architecture. This work shows how circuit and architecture designers can work with emerging technology concepts to examine its suitability for use in computing platforms.
Document type :
Conference papers
Complete list of metadata

Cited literature [11 references]  Display  Hide  Download

https://hal.inria.fr/hal-01569364
Contributor : Hal Ifip <>
Submitted on : Wednesday, July 26, 2017 - 3:40:17 PM
Last modification on : Thursday, June 11, 2020 - 5:04:06 PM

File

978-3-642-23120-9_1_Chapter.pd...
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Ian O’connor, Junchen Liu, Jabeur Kotb, Nataliya Yakymets, Renaud Daviot, et al.. Emerging Technologies and Nanoscale Computing Fabrics. 17th International Conference on Very Large Scale Integration (VLSISOC), Oct 2009, Florianópolis, Brazil. pp.1-20, ⟨10.1007/978-3-642-23120-9_1⟩. ⟨hal-01569364⟩

Share

Metrics

Record views

418

Files downloads

275