I. Connor, CNTFET Modeling and Reconfigurable Logic-Circuit Design, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.54, issue.11, pp.2365-2379, 2007.
DOI : 10.1109/TCSI.2007.907835
URL : https://hal.archives-ouvertes.fr/hal-00194535

R. Chau, Benchmarking Nanotechnology for High-Performance and Low- Power Logic Transistor ApplicationsCarbon-Nanotube-Based Voltage-M ode M ultiple- Valued Logic Design, IEEE Trans. Nanotechnology IEEE Trans. Nanotechnology, vol.4, issue.4 2, pp.168-179, 2005.
DOI : 10.1109/tnano.2004.842073
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.124.6247

R. Sordan, K. Balasubramanian, M. Burghard, and K. Kern, Exclusive-OR gate with a single carbon nanotube, Applied Physics Letters, vol.88, issue.5, p.53119, 2006.
DOI : 10.1116/1.1521731

Y. Lin, J. Appenzeller, J. Knoch, and P. Avouris, High-Performance Carbon Nanotube Field-Effect Transistor With Tunable Polarities, IEEE Transactions On Nanotechnology, vol.4, issue.5, 2005.
DOI : 10.1109/TNANO.2005.851427
URL : http://arxiv.org/abs/cond-mat/0501690

C. A. Oritz, Fault-Tolerant Nanoscale Processors on Semiconductor Nanowire Grids, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.54, issue.11, p.2422, 2007.
DOI : 10.1109/TCSI.2007.907839

L. Ding, A. Tselev, and J. Wang, Selective Growth of Well-Aligned Semiconducting Single-Walled Carbon Nanotubes, Nano Letters, vol.9, issue.2, p.800, 2009.
DOI : 10.1021/nl803496s

D. Akinwande, S. Yasuda, B. Paul, S. Fujita, G. Close et al., Monolithic Integration of CMOS VLSI and Carbon Nanotubes for Hybrid Nanotechnology Applications, IEEE Transactions on Nanotechnology, vol.7, issue.5, p.636, 2008.
DOI : 10.1109/TNANO.2008.2003438

J. 11-beyhoux, H. Happy, G. Dambrine, V. Derycke, M. Goffman et al., An 8-GHz ft Carbon Nanotube Field-effect transistor for Gigahertz Range Applications, IEEE Electron Device Letters, vol.27, issue.8, pp.681-683, 2006.

G. B. Adams, D. P. Agrawal, and H. J. Siegel, A Survey and Comparision of Fault-Tolerant Multistage Interconnection Networks, Computer, vol.20, issue.6, pp.14-27, 1987.
DOI : 10.1109/MC.1987.1663586

D. 13-kalyanmoy, A Fast Elitist Non-Dominated Sorting Genetic Algorithm for M ulti- Objective Optimization: NSGA-II, IEEE Trans. Evol. Comput, vol.6, issue.3, p.149, 2002.

. Xilinx, Virtex-4 Libraries Guide for Schematic Designs, 2009.