Information Leakage Discovery Techniques to Enhance Secure Chip Design - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2011

Information Leakage Discovery Techniques to Enhance Secure Chip Design

Résumé

Side channel attacks analyzing both power consumption and electromagnetic (EM) radiations are a well known threat to the security of devices dealing with sensitive data. Whilst it is well known that the EM emissions of a chip represent an information leakage stronger than the overall dynamic power consumption, the actual relation between the emissions and the computations is still a subject under exploration. It is important for the chip designer to be able to distinguish which portions of the measured EM emissions are actually correlated with the sensitive information. Our technique obtains a detailed profile of the information leakage, identifying which harmonic components carry the largest part of the it on the measured signals. It may be successfully integrated in a design workflow as a post-testing feedback from the prototype chip, in the form of additional constraints aimed at reducing the local wires congestion up to a point where the emissions are no longer sufficient to conduct an attack. The analysis allows the design of ad-hoc countermeasures (shields and/or EM jammers), which do not require architectural changes to the chip. We provide a validation of the proposed technique on a commercial grade ARM Cortex-M3 based System on Chip (SoC), executing a software implementation of AES-128. The proposed approach is more efficient than a search of the whole frequency spectrum, allowing to conduct a deeper analysis with the same timing constraints.
Fichier principal
Vignette du fichier
978-3-642-21040-2_9_Chapter.pdf (818.67 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01573297 , version 1 (09-08-2017)

Licence

Paternité

Identifiants

Citer

Alessandro Barenghi, Gerardo Pelosi, Yannick Teglia. Information Leakage Discovery Techniques to Enhance Secure Chip Design. 5th Workshop on Information Security Theory and Practices (WISTP), Jun 2011, Heraklion, Crete, Greece. pp.128-143, ⟨10.1007/978-3-642-21040-2_9⟩. ⟨hal-01573297⟩
212 Consultations
117 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More