JAIP-MP: A Four-Core Java Application Processor for Embedded Systems

Abstract : In this chapter, we present a four-core Java application processor, JAIP-MP. In addition to supporting multi-core coherent data accesses to shared memory, each processor core in JAIP-MP is a hardwired Java core that is capable of dynamic class loading, two-fold bytecode execution, object-oriented dynamic resolution, method/object caching, Java exception handling, preemptive multithreading, and memory management. Most of the essential OS kernel functions are implemented in hardware. In particular, the preemptive multi-threading performance is much higher than that of a software-based VM running on a traditional OS kernel such as Linux. Currently, single-cycle context switching with a time quantum as small as 20 μs can be achieved by each core. More importantly, the Java language model itself makes it possible to maintain binary portability of application software regardless of the hardwired OS kernel component. In summary, JAIP-MP could be used to study the potential benefits of OS kernel implementation in hardware.
Type de document :
Communication dans un congrès
23th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2015, Daejeon, South Korea. IFIP Advances in Information and Communication Technology, AICT-483, pp.170-192, 2016, VLSI-SoC: Design for Reliability, Security, and Low Power. 〈10.1007/978-3-319-46097-0_9〉
Liste complète des métadonnées

Littérature citée [23 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01578615
Contributeur : Hal Ifip <>
Soumis le : mardi 29 août 2017 - 14:46:09
Dernière modification le : mercredi 3 janvier 2018 - 11:32:32

Fichier

 Accès restreint
Fichier visible le : 2019-01-01

Connectez-vous pour demander l'accès au fichier

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Chun-Jen Tsai, Tsung-Han Wu, Hung-Cheng Su, Cheng-Yang Chen. JAIP-MP: A Four-Core Java Application Processor for Embedded Systems. 23th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2015, Daejeon, South Korea. IFIP Advances in Information and Communication Technology, AICT-483, pp.170-192, 2016, VLSI-SoC: Design for Reliability, Security, and Low Power. 〈10.1007/978-3-319-46097-0_9〉. 〈hal-01578615〉

Partager

Métriques

Consultations de la notice

65