J. Choi, J. Sin, D. Kang, and D. Park, A 45.5µW 15fps Always-On CMOS image sensor for Mobile and Wearable Devices IEEE Int. Solid-State Circuits Conf, ISSCC) Dig. Tech. Papers, pp.114-117, 2015.

J. Deguchi, F. Tachibana, M. Morimoto, and M. Chiba, A 187.5Vrms-Read-Noise 51mW 1.4Mpixel CMOS Image Sensor with PMOSCAP Column CDS and 10b Self-Differential Offset-Cancelled Pipeline SAR-ADC IEEE ISSCC 2012, pp.494-496

J. Park, S. Aoyama, T. Watanabe, K. Isobe, and S. Kawahito, A High-Speed Low-Noise CMOS Image Sensor With 13-b Column-Parallel Single-Ended Cyclic ADCs, IEEE Transactions on Electron Devices, vol.56, issue.11, pp.2414-2422, 2009.
DOI : 10.1109/TED.2009.2030635

T. Watabe, K. Kitamura, T. Sawamoto, T. Kosugi, T. Akahori et al., A 33 mpixel 120 fps cmos image sensor using 12 b column-parallel pipelined cyclic adcs, IEEE ISSCC Dig. Tech. Papers, vol.2012, pp.388-389
DOI : 10.1109/isscc.2012.6177047

Y. Oike and A. Gamal, CMOS Image Sensor With Per-Column ΣΔ ADC and Programmable Compressed Sensing, IEEE Journal of Solid-State Circuits, vol.48, issue.1, 2013.
DOI : 10.1109/JSSC.2012.2214851

D. Donoho, Compressed sensing, IEEE Transactions on Information Theory, vol.52, issue.4, pp.1289-1306, 2006.
DOI : 10.1109/TIT.2006.871582
URL : https://hal.archives-ouvertes.fr/inria-00369486

V. Gruev and R. Cummings, Implementation of Steerable Spatiotemporal Image Filters on the Focal Plane IEEE TCAS-II, 2002.

R. Robucci, Compressive sensing on a CMOS separable-transform image sensor Proc, IEEE, 2010.
DOI : 10.1109/jproc.2010.2041422
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.212.2313

J. P. Slavinsky, The compressive multiplexer for multi-channel compressive sensing, 2011 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pp.3980-3983, 2011.
DOI : 10.1109/ICASSP.2011.5947224

F. Chen, A. Chandrakasan, and V. M. Stojanovic, Design and Analysis of a Hardware-Efficient Compressed Sensing Architecture for Data Compression in Wireless Sensors, IEEE Journal of Solid-State Circuits, vol.47, issue.3, 2012.
DOI : 10.1109/JSSC.2011.2179451

E. Lee, M. Udell, and S. Wong, Factorization for Analog-to-Digital Matrix Multiplication Report, 2013.
DOI : 10.1109/icassp.2015.7178132

Y. Chae, A 2.1Mpixel 120 frame/s CMOS image sensor with column-parallel ADC architecture IEEE JSSC, pp.236-247, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00022217

E. Lee and H. , A 2.5GHz 7.7TOPS/W Switched-Capacitor Matrix Multiplier with Codesigned Local Memory in 40nm, IEEE ISSCC, vol.2016, pp.418-420
URL : https://hal.archives-ouvertes.fr/hal-01302815

T. Toyama, A 17.7 Mpixel 120 fps CMOS image sensor with 34.8 Gb/s readout IEEE Int. Solid-State Circuits Conf, pp.2011420-422

B. Murmann, ADC Performance Survey, 1997.

J. Zhang, Z. Wang, and N. Verma, A matrix-multiplying ADC implementing a machine-learning classifier directly with data conversion ISSCC 2015, pp.1-3
DOI : 10.1109/isscc.2015.7063061

D. Chen, A 64 fJ/step 9-bit SAR ADC Array With Forward Error Correction and Mixed-Signal CDS for CMOS Image Sensors, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.61, issue.11, 2014.
DOI : 10.1109/TCSI.2014.2334852

M. Gustavsson, J. Wikner, N. Tan, C. Lee, and M. Flynn, CMOS Data converters for communication A 50-fJ 10-b 160-MS/s Pipelined-SAR ADC Decoupled Flip-Around MDAC and Self-Embedded Off, 2000.

Z. Lin, Modeling of capacitor array mismatch effect in embedded, CMOS CR SAR ADC Proc. 6th Int. Conf. ASICs 2005, pp.979-982