Efficient On-line Hardware/Software Task Scheduling for Dynamic Run-time Reconfigurable Systems, 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum, pp.401-406, 2012. ,
DOI : 10.1109/IPDPSW.2012.50
Model-Based Design of Correct Controllers for Dynamically Reconfigurable Architectures, ACM Transactions on Embedded Computing Systems, vol.15, issue.3, 2016. ,
DOI : 10.1109/FPL.2010.65
URL : https://hal.archives-ouvertes.fr/hal-01272077
Designing Autonomic Management Systems by Using Reactive Control Techniques, IEEE Transactions on Software Engineering, vol.42, issue.7, p.18, 2016. ,
DOI : 10.1109/TSE.2015.2510004
URL : https://hal.archives-ouvertes.fr/hal-01242853
Introduction to Discrete Event Systems, 2006. ,
FPGA Framework for Agent Systems Using Dynamic Partial Reconfiguration, Proceedings of the 5th International Conference on Industrial Applications of Holonic and Multi-agent Systems for Manufacturing, pp.94-102, 2011. ,
DOI : 10.1007/978-3-540-32259-7_12
Integrating discrete controller synthesis into a reactive programming language compiler. Discrete Event Dynamic Systems, pp.385-418, 2013. ,
DOI : 10.1007/s10626-013-0163-5
URL : https://hal.archives-ouvertes.fr/hal-00863286
Real-time embedded systems powered by FPGA dynamic partial self-reconfiguration: a case study oriented to biometric recognition applications, Journal of Real-Time Image Processing, vol.28, issue.3, pp.229-251, 2013. ,
DOI : 10.1002/scj.10522
Extending UML/MARTE to Support Discrete Controller Synthesis, Application to Reconfigurable Systems-on-Chip Modeling, ACM Transactions on Reconfigurable Technology and Systems, vol.7, issue.3, pp.1-2717, 2014. ,
DOI : 10.1109/5.21072
URL : https://hal.archives-ouvertes.fr/hal-00972636
A dynamically reconfigurable architecture system for time-varying image constraints (DRASTIC) for motion JPEG, Journal of Real-Time Image Processing, vol.15, issue.11, pp.1-17, 2014. ,
DOI : 10.1109/TIP.2006.881959
The vision of autonomic computing, Computer, vol.36, pp.41-50, 2003. ,
Reconfigurable Computing: Architectures, Tools and Applications, 7th International Symposium, ARC 2011 Proceedings, chapter NetStage/DPR: A Selfadaptable FPGA Platform for Application-Level Network Security, pp.328-339, 2011. ,
Field-programmable gate array ? wikipedia, the free encyclopedia, 2016. ,
Embedded context aware diagnosis for a UAV SoC platform, Microprocessors and Microsystems, vol.51, p.2017 ,
DOI : 10.1016/j.micpro.2017.04.013
URL : https://hal.archives-ouvertes.fr/hal-01520122