A Uniform Framework for Modeling and Verifying Components and Connectors, Coordination Models and Languages, pp.247-267, 2009. ,
DOI : 10.1007/11767954_18
Boogie: A Modular Reusable Verifier for Object-Oriented Programs, FMCO, pp.364-387, 2005. ,
DOI : 10.1007/11804192_17
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.69.2596
Converging CSP specifications and C++ programming via selective formalism, ACM Transactions on Embedded Computing Systems, vol.4, issue.2, pp.302-330, 2005. ,
DOI : 10.1145/1067915.1067919
Communicating Sequential Processes, 1985. ,
DOI : 10.1145/357980.358021
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.132.6772
Specification, Verification and Implementation of Business Processes Using CSP, 2010 4th IEEE International Symposium on Theoretical Aspects of Software Engineering, pp.145-154, 2010. ,
DOI : 10.1109/TASE.2010.26
Simulating Truly Concurrent CSP, Brazilian Symposium on Formal Methods, 2010. ,
DOI : 10.1007/BF00265151
Probing the Depths of CSP-M: A new FDRcompliant Validation Tool, International Conference on Formal Engineering Methods, pp.278-297, 2008. ,
Modular specification and verification of object-oriented programs, 2002. ,
DOI : 10.1007/3-540-45651-1
Seven at one stroke: LTL model checking for high-level specifications in B, Z, CSP, and more, International Journal on Software Tools for Technology Transfer, vol.17, issue.2, 2008. ,
DOI : 10.1007/978-3-540-45236-2_46
Separation logic: a logic for shared mutable data structures, Proceedings 17th Annual IEEE Symposium on Logic in Computer Science, 2002. ,
DOI : 10.1109/LICS.2002.1029817
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.11.5322
The Theory and Practice of Concurrency, 2005. ,
Verifying Controlled Components, In IFM, pp.87-107, 2004. ,
DOI : 10.1007/978-3-540-24756-2_6
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.6.4243
Model Checking CSP Revisited: Introducing a Process Analysis Toolkit, International Symposium on Leveraging Applications of Formal Methods, Verification and Validation, pp.307-322, 2008. ,
DOI : 10.1016/S1571-0661(05)80296-8
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.151.7960
PAT: Towards Flexible Verification under Fairness, Proceedings of the 21th International Conference on Computer Aided Verification (CAV'09), pp.709-714, 2009. ,
DOI : 10.1007/978-3-642-02658-4_59
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.151.806
Process Oriented Design for Java: Concurrency for All, Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA'2000), pp.51-57, 2000. ,
DOI : 10.1007/3-540-46080-2_72
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.102.9787