A. Benveniste, P. Caspi, M. Di-natale, C. Pinello, A. Sangiovanni-vincentelli et al., Loosely time-triggered architectures based on communication-by-sampling, Proceedings of the 7th ACM & IEEE international conference on Embedded software , EMSOFT '07, pp.231-239, 2007.
DOI : 10.1145/1289927.1289964
URL : https://hal.archives-ouvertes.fr/inria-00156468

K. Arzén, Timing analysis and simulation tools for real-time control, " in Formal Modeling and Analysis of Timed Systems, 2005.

F. C. Baccelli, G. Cohen, G. J. Olsder, and J. Quadrat, Synchronization and linearity: An Algebra for Discrete Event Systems, 1992.

A. Benveniste, Loosely Time-Triggered Architectures for Cyber-Physical Systems, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), 2010.
DOI : 10.1109/DATE.2010.5457246

A. Benveniste, P. Caspi, P. L. Guernic, H. Marchand, J. Talpin et al., A Protocol for Loosely Time-Triggered Architectures, EMSOFT, pp.252-265, 2002.
DOI : 10.1007/3-540-45828-X_19
URL : https://hal.archives-ouvertes.fr/inria-00526261

L. P. Carloni, The Role of Back-Pressure in Implementing Latency-Insensitive Systems, Electronic Notes in Theoretical Computer Science, vol.146, issue.2, pp.61-80, 2006.
DOI : 10.1016/j.entcs.2005.05.036

. Sangiovanni-vincentelli, Theory of latency-insensitive design, IEEE Trans. on CAD of Integrated Circuits and Systems, vol.20, issue.9, pp.1059-1076, 2001.

P. Caspi and A. Benveniste, Time-robust discrete control over networked Loosely Time-Triggered Architectures, 2008 47th IEEE Conference on Decision and Control, 2008.
DOI : 10.1109/CDC.2008.4738619
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.192.4133

J. Cortadella and M. Kishinevsky, Synchronous elastic circuits with early evaluation and token counterflow, DAC, pp.416-419, 2007.
DOI : 10.1145/1278480.1278587
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.550.9901

J. Cortadella, A. Kondratyev, L. Lavagno, and C. P. Sotiriou, Desynchronization: Synthesis of Asynchronous Circuits From Synchronous Specifications, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.25, issue.10, pp.1904-1921, 2006.
DOI : 10.1109/TCAD.2005.860958

R. Cuninghame-green, Minimax Algebras, ser. Lecture notes in economics and mathematical systems, 1979.

M. Gondran and M. Minoux, Graphs, Dioids and Semirings, ser. Interface series, 2008.

K. C. Gorgônio, J. Cortadella, F. Xia, and A. Yakovlev, Automating synthesis of asynchronous communication mechanisms, Fundam. Inform, vol.78, issue.1, pp.75-100, 2007.

G. Kahn, The semantics of a simple language for parallel programming, Information Processing Proceedings of IFIP Congress 74, 1974.

H. Kopetz, Real-Time Systems, 1997.

C. Kossentini and P. Caspi, Approximation, Sampling and Voting in Hybrid Computing Systems, HSCC, pp.363-376, 2006.
DOI : 10.1109/PROC.1978.11114

M. Di-natale and A. Sangiovanni-vincentelli, Moving From Federated to Integrated Architectures in Automotive: The Role of Standards, Methods and Tools, Proc. of the IEEE, pp.603-620, 2010.
DOI : 10.1109/JPROC.2009.2039550

J. Romberg and A. Bauer, Loose synchronization of event-triggered networks for distribution of synchronous programs, Proceedings of the fourth ACM international conference on Embedded software , EMSOFT '04, pp.193-202, 2004.
DOI : 10.1145/1017753.1017786

P. Traverse, I. Lacaze, and J. Souyris, Airbus Fly-By-Wire: A Total Approach To Dependability, IFIP World Congress, 2004.
DOI : 10.1007/978-1-4020-8157-6_18

S. Tripakis, C. Pinello, A. Benveniste, A. L. Sangiovanni-vincentelli, P. Caspi et al., Implementing Synchronous Models on Loosely Time Triggered Architectures, IEEE Transactions on Computers, vol.57, issue.10, pp.1300-1314, 2008.
DOI : 10.1109/TC.2008.81
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.129.3777