Characterization of Power-Aware Reconfiguration in FPGA-Based Networking Hardware - Archive ouverte HAL Access content directly
Conference Papers Year : 2011

Characterization of Power-Aware Reconfiguration in FPGA-Based Networking Hardware

(1) , (1) , (1) , (1)
1

Abstract

Dynamic reconfiguration of FPGA in the networking hardware device is a feature which can be exploited in numerous networking applications. By reconfiguration we can change either the functionality, performance or even energy consumption of an area on the FPGA. This property can be exploited in a number of ways, in different application areas. However, the question of performance and power consumption trade-off in these situations is still an open issue. In this paper we address this issue by investigating different use cases and introducing a general approach of algorithmic optimization of power consumption based on dynamic reconfiguration. Our findings are supported by extensive SystemC/TLM hardware level simulations.
Fichier principal
Vignette du fichier
978-3-642-23041-7_27_Chapter.pdf (858.82 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01587860 , version 1 (14-09-2017)

Licence

Attribution - CC BY 4.0

Identifiers

Cite

Sándor Plósz, István Moldován, László Kántor, Tuan Anh Trinh. Characterization of Power-Aware Reconfiguration in FPGA-Based Networking Hardware. International IFIP TC 6 Workshops PE-CRN, NC-Pro, WCNS, and SUNSET 2011 Held at NETWORKING 2011 (NETWORKING), May 2011, Valencia, Spain. pp.281-290, ⟨10.1007/978-3-642-23041-7_27⟩. ⟨hal-01587860⟩
33 View
51 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More