Skip to Main content Skip to Navigation
Conference papers

Characterization of Power-Aware Reconfiguration in FPGA-Based Networking Hardware

Abstract : Dynamic reconfiguration of FPGA in the networking hardware device is a feature which can be exploited in numerous networking applications. By reconfiguration we can change either the functionality, performance or even energy consumption of an area on the FPGA. This property can be exploited in a number of ways, in different application areas. However, the question of performance and power consumption trade-off in these situations is still an open issue. In this paper we address this issue by investigating different use cases and introducing a general approach of algorithmic optimization of power consumption based on dynamic reconfiguration. Our findings are supported by extensive SystemC/TLM hardware level simulations.
Complete list of metadata

https://hal.inria.fr/hal-01587860
Contributor : Hal Ifip <>
Submitted on : Thursday, September 14, 2017 - 4:48:36 PM
Last modification on : Friday, December 8, 2017 - 6:04:01 PM
Long-term archiving on: : Friday, December 15, 2017 - 9:01:58 PM

File

978-3-642-23041-7_27_Chapter.p...
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Sándor Plósz, István Moldován, László Kántor, Tuan Trinh. Characterization of Power-Aware Reconfiguration in FPGA-Based Networking Hardware. International IFIP TC 6 Workshops PE-CRN, NC-Pro, WCNS, and SUNSET 2011 Held at NETWORKING 2011 (NETWORKING), May 2011, Valencia, Spain. pp.281-290, ⟨10.1007/978-3-642-23041-7_27⟩. ⟨hal-01587860⟩

Share

Metrics

Record views

122

Files downloads

171