J. Sahoo, S. Mohapatra, and R. Lath, Virtualization: A Survey on Concepts, Taxonomy and Associated Security Issues, 2010 Second International Conference on Computer and Network Technology, pp.222-226, 2010.
DOI : 10.1109/ICCNT.2010.49

A. Menon, A. L. Cox, and W. Zwaenepoel, Optimizing network virtualization in xen, USENIX annual technical conference, no. LABOS- CONF, 2006.

R. Uhlig, G. Neiger, D. Rodgers, A. L. Santoni, F. C. Martins et al., Intel virtualization technology, Computer, vol.38, issue.5, pp.48-56, 2005.
DOI : 10.1109/MC.2005.163

G. Neiger, A. Santoni, F. Leung, D. Rodgers, and R. Uhlig, Intel virtualization technology: Hardware support for efficient processor virtualization, Intel Technology Journal, vol.10, issue.3, 2006.
DOI : 10.1535/itj.1003.01

M. Bazm, R. Khatoun, Y. Begriche, L. Khoukhi, X. Chen et al., Malicious virtual machines detection through a clustering approach, 2015 International Conference on Cloud Technologies and Applications (CloudTech), pp.1-8, 2015.
DOI : 10.1109/CloudTech.2015.7336986

J. Fan, X. Guo, E. De-mulder, P. Schaumont, B. Preneel et al., State-of-the-art of secure ECC implementations: a survey on known side-channel attacks and countermeasures, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pp.76-87, 2010.
DOI : 10.1109/HST.2010.5513110

Y. Zhou and D. Feng, Side-channel attacks: Ten years after its publication and the impacts on cryptographic module security testing, IACR Cryptology ePrint Archive, p.388, 2005.

A. Litchfield and A. Shahzad, Virtualization technology: Crossvm cache side channel attacks make it vulnerable, 2016.

V. Varadarajan, T. Ristenpart, and M. Swift, Scheduler-based defenses against cross-vm side-channels, 23rd USENIX Security Symposium (USENIX Security 14), pp.687-702, 2014.

J. Xiao, Z. Xu, H. Huang, and H. Wang, Security implications of memory deduplication in a virtualized environment, 2013 43rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), pp.1-12, 2013.
DOI : 10.1109/DSN.2013.6575349

Y. Zheng, B. T. Davis, and M. Jordan, Performance evaluation of exclusive cache hierarchies, " in Performance Analysis of Systems and Software, IEEE International Symposium on-ISPASS, pp.89-96, 2004.

M. E. Thomadakis, The architecture of the nehalem processor and nehalem-ep smp platforms, Resource, vol.3, issue.2, 2011.

J. Demme, R. Martin, A. Waksman, and S. Sethumadhavan, Side-channel vulnerability factor, ACM SIGARCH Computer Architecture News, vol.40, issue.3, pp.106-117, 2012.
DOI : 10.1145/2366231.2337172

D. Harnik, B. Pinkas, and A. Shulman-peleg, Side Channels in Cloud Services: Deduplication in Cloud Storage, IEEE Security & Privacy Magazine, vol.8, issue.6, pp.40-47, 2010.
DOI : 10.1109/MSP.2010.187

A. Arcangeli, I. Eidus, and C. Wright, Increasing memory density by using ksm, Proceedings of the linux symposium, pp.19-28, 2009.

K. Suzaki, K. Iijima, T. Yagi, and C. Artho, Memory deduplication as a threat to the guest OS, Proceedings of the Fourth European Workshop on System Security, EUROSEC '11, 2011.
DOI : 10.1145/1972551.1972552

E. Bosman, K. Razavi, H. Bos, and C. Giuffrida, Dedup Est Machina: Memory Deduplication as an Advanced Exploitation Vector, 2016 IEEE Symposium on Security and Privacy (SP), 2016.
DOI : 10.1109/SP.2016.63

URL : http://ieeexplore.ieee.org:80/stamp/stamp.jsp?tp=&arnumber=7546546

D. Gruss, D. Bidner, and S. Mangard, Practical Memory Deduplication Attacks in??Sandboxed Javascript, European Symposium on Research in Computer Security, pp.108-122, 2015.
DOI : 10.1109/PCCC.2011.6108094

URL : https://zenodo.org/record/55453/files/HECTOR-practical-memory-deduplication-attacks-2015.pdf

J. Xiao, Z. Xu, H. Huang, and H. Wang, A covert channel construction in a virtualized environment, Proceedings of the 2012 ACM conference on Computer and communications security, CCS '12, pp.1040-1042, 2012.
DOI : 10.1145/2382196.2382318

G. Irazoqui, T. Eisenbarth, and B. Sunar, Jackpot stealing information from large caches via huge pages

V. Costan and S. Devadas, Intel sgx explained, " tech. rep., Cryptology ePrint Archive, 2016.

A. Parashar and R. Arora, Secure user data in cloud computing using encryption algorithms, International journal of engineering research and applications, vol.3, pp.1922-1926, 2013.

H. Li, Y. Dai, L. Tian, and H. Yang, Identity-Based Authentication for Cloud Computing, IEEE International Conference on Cloud Computing, pp.157-166, 2009.
DOI : 10.1007/978-3-642-10665-1_14

M. Weiß, B. Heinz, and F. Stumpf, A cache timing attack on aes in virtualization environments, International Conference on Financial Cryptography and Data Security, pp.314-328, 2012.

K. Okamura and Y. Oyama, Load-based covert channels between Xen virtual machines, Proceedings of the 2010 ACM Symposium on Applied Computing, SAC '10, pp.173-180, 2010.
DOI : 10.1145/1774088.1774125

P. Conway, N. Kalyanasundharam, G. Donley, K. Lepak, and B. Hughes, Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor, IEEE Micro, vol.30, issue.2, pp.16-29, 2010.
DOI : 10.1109/MM.2010.31

T. Ristenpart, E. Tromer, H. Shacham, and S. Savage, Hey, you, get off of my cloud, Proceedings of the 16th ACM conference on Computer and communications security, CCS '09, pp.199-212, 2009.
DOI : 10.1145/1653662.1653687

G. Irazoqui, T. Eisenbarth, and B. Sunar, S$A: A Shared Cache Attack That Works across Cores and Defies VM Sandboxing -- and Its Application to AES, 2015 IEEE Symposium on Security and Privacy, pp.591-604, 2015.
DOI : 10.1109/SP.2015.42

M. S. Inci, B. Gulmezoglu, G. Irazoqui, T. Eisenbarth, and B. Sunar, Seriously, get off my cloud! cross-vm rsa key recovery in a public cloud, tech. rep., Cryptology ePrint Archive, vol.898, 2015.

D. Gullasch, E. Bangerter, and S. Krenn, Cache Games -- Bringing Access-Based Cache Attacks on AES to Practice, 2011 IEEE Symposium on Security and Privacy, pp.490-505, 2011.
DOI : 10.1109/SP.2011.22

Y. Oren, V. P. Kemerlis, S. Sethumadhavan, and A. D. Keromytis, The spy in the sandbox?practical cache attacks in javascript, 2015.

Y. Yarom and K. Falkner, Flush+ reload: a high resolution, low noise, l3 cache side-channel attack, 23rd USENIX Security Symposium (USENIX Security 14), pp.719-732, 2014.

F. Liu, Y. Yarom, Q. Ge, G. Heiser, and R. B. Lee, Last-Level Cache Side-Channel Attacks are Practical, 2015 IEEE Symposium on Security and Privacy, pp.605-622, 2015.
DOI : 10.1109/SP.2015.43

D. Gruss, C. Maurice, K. Wagner, and S. Mangard, Flush+Flush: A Fast and Stealthy Cache Attack, 2015.
DOI : 10.1145/2508859.2516741

URL : http://arxiv.org/abs/1511.04594

Y. Zhang, A. Juels, M. K. Reiter, and T. Ristenpart, Cross-Tenant Side-Channel Attacks in PaaS Clouds, Proceedings of the 2014 ACM SIGSAC Conference on Computer and Communications Security, CCS '14, pp.990-1003, 2014.
DOI : 10.1007/s00145-009-9049-y

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.667.7324

R. Spreitzer and T. Plos, Cache-Access Pattern Attack on Disaligned AES T-Tables, International Workshop on Constructive Side-Channel Analysis and Secure Design, pp.200-214, 2013.
DOI : 10.1007/978-3-642-40026-1_13

P. C. Kocher, Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems, Annual International Cryptology Conference, pp.104-113, 1996.
DOI : 10.1007/3-540-68697-5_9

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.40.5024

J. Dhem, F. Koeune, P. Leroux, P. Mestré, J. Quisquater et al., A Practical Implementation of the Timing Attack, International Conference on Smart Card Research and Advanced Applications, pp.167-182, 1998.
DOI : 10.1007/10721064_15

D. Brumley and D. Boneh, Remote timing attacks are practical, Computer Networks, vol.48, issue.5, pp.701-716, 2005.
DOI : 10.1016/j.comnet.2005.01.010

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.12.2615

O. Aciiçmez, W. Schindler, and C. K. Koç, Improving Brumley and Boneh timing attack on unprotected SSL implementations, Proceedings of the 12th ACM conference on Computer and communications security , CCS '05, pp.139-146, 2005.
DOI : 10.1145/1102120.1102140

J. Bonneau and I. Mironov, Cache-Collision Timing Attacks Against AES, International Workshop on Cryptographic Hardware and Embedded Systems, pp.201-215, 2006.
DOI : 10.1007/11894063_16

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.165.7844

D. J. Bernstein, Cache-timing attacks on aes, 2005.

O. Ac?içmez, W. Schindler, and C. ¸. Koç, Cache Based Remote Timing Attack on the AES, Cryptographers Track at the RSA Conference, pp.271-286, 2007.
DOI : 10.1007/11967668_18

Y. Tsunoo, T. Saito, T. Suzaki, M. Shigeri, and H. Miyauchi, Cryptanalysis of DES Implemented on Computers with Cache, International Workshop on Cryptographic Hardware and Embedded Systems, pp.62-76, 2003.
DOI : 10.1007/978-3-540-45238-6_6

O. Ac?içmez and C. ¸. Koç, Trace-Driven Cache Attacks on AES (Short Paper), International Conference on Information and Communications Security, pp.112-121, 2006.
DOI : 10.1007/11935308_9

J. Gallais, I. Kizhvatov, and M. Tunstall, Improved Trace-Driven Cache-Collision Attacks against Embedded AES Implementations, International Workshop on Information Security Applications, pp.243-257, 2010.
DOI : 10.1007/978-3-540-28632-5_12

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.400.6567

G. Irazoqui, M. S. Inci, T. Eisenbarth, and B. Sunar, Wait a Minute! A fast, Cross-VM Attack on AES, International Workshop on Recent Advances in Intrusion Detection, pp.299-319, 2014.
DOI : 10.1007/978-3-319-11379-1_15

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.431.117

B. Gülmezo?-glu, M. S. Inci, G. Irazoqui, T. Eisenbarth, and B. Sunar, A faster and more realistic flush+ reload attack on aes, International Workshop on Constructive Side-Channel Analysis and Secure Design, pp.111-126, 2015.

N. Benger, J. Van-de-pol, N. P. Smart, and Y. Yarom, ???Ooh Aah... Just a Little Bit??? : A Small Amount of Side Channel Can Go a Long Way, International Workshop on Cryptographic Hardware and Embedded Systems, pp.75-92, 2014.
DOI : 10.1007/978-3-662-44709-3_5

D. A. Osvik, A. Shamir, and E. Tromer, Cache Attacks and Countermeasures: The Case of AES, Cryptographers Track at the RSA Conference, pp.1-20, 2006.
DOI : 10.1007/11605805_1

D. Gruss, R. Spreitzer, and S. Mangard, Cache template attacks: Automating attacks on inclusive last-level caches, 24th USENIX Security Symposium (USENIX Security 15), pp.897-912, 2015.

C. Disselkoen, D. Kohlbrenner, L. Porter, and D. Tullsen, Prime+abort: A timer-free high-precision l3 cache attack using intel TSX, 26th USENIX Security Symposium (USENIX Security 17), pp.51-67, 2017.

V. Varadarajan, Y. Zhang, T. Ristenpart, and M. M. Swift, A placement vulnerability study in multi-tenant public clouds, USENIX Security, pp.913-928, 2015.

Y. Yarom, Q. Ge, F. Liu, R. B. Lee, and G. Heiser, Mapping the intel last-level cache, tech. rep., IACR Cryptology ePrint Archive, 2015.

C. Maurice, N. L. Scouarnec, C. Neumann, O. Heen, and A. Francillon, Reverse Engineering Intel Last-Level Cache Complex Addressing Using Performance Counters, International Workshop on Recent Advances in Intrusion Detection, pp.48-65, 2015.
DOI : 10.1007/978-3-319-26362-5_3

G. Irazoqui, T. Eisenbarth, and B. Sunar, Systematic Reverse Engineering of Cache Slice Selection in Intel Processors, 2015 Euromicro Conference on Digital System Design, pp.629-636, 2015.
DOI : 10.1109/DSD.2015.56

P. Pessl, D. Gruss, C. Maurice, M. Schwarz, and S. Mangard, Reverse engineering intel dram addressing and exploitation, 2015.

Y. Zhang, A. Juels, M. K. Reiter, and T. Ristenpart, Cross-VM side channels and their use to extract private keys, Proceedings of the 2012 ACM conference on Computer and communications security, CCS '12, pp.305-316, 2012.
DOI : 10.1145/2382196.2382230

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.248.4907

V. Gopal, J. Guilford, E. Ozturk, W. Feghali, G. Wolrich et al., Fast and constant-time implementation of modular exponentiation, 28th International Symposium on Reliable Distributed Systems. Niagara Falls, 2009.

T. Izu and T. Takagi, A Fast Parallel Elliptic Curve Multiplication Resistant against Side Channel Attacks, International Workshop on Public Key Cryptography, pp.280-296, 2002.
DOI : 10.1007/3-540-45664-3_20

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.131.2337

B. Möller, Securing elliptic curve point multiplication against sidechannel attacks, International Conference on Information Security, pp.324-334, 2001.

M. Hamburg, Accelerating AES with Vector Permute Instructions, Cryptographic Hardware and Embedded Systems-CHES 2009, pp.18-32, 2009.
DOI : 10.1007/978-3-642-04138-9_2

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.520.9451

J. Blömer, J. Guajardo, and V. Krummel, Provably Secure Masking of AES, International Workshop on Selected Areas in Cryptography, pp.69-83, 2004.
DOI : 10.1007/978-3-540-30564-4_5

M. Rivain and E. Prouff, Provably Secure Higher-Order Masking of AES, International Workshop on Cryptographic Hardware and Embedded Systems, pp.413-427, 2010.
DOI : 10.1007/978-3-642-15031-9_28

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.400.7885

H. Kim, S. Hong, and J. Lim, A Fast and Provably Secure Higher-Order Masking of AES S-Box, International Workshop on Cryptographic Hardware and Embedded Systems, pp.95-107, 2011.
DOI : 10.1007/978-3-642-23951-9_7

A. Askarov, D. Zhang, and A. C. Myers, Predictive black-box mitigation of timing channels, Proceedings of the 17th ACM conference on Computer and communications security, CCS '10, pp.297-307, 2010.
DOI : 10.1145/1866307.1866341

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.295.3888

G. Barthe, T. Rezk, and M. Warnier, Preventing Timing Leaks Through Transactional Branching Instructions, Electronic Notes in Theoretical Computer Science, vol.153, issue.2, pp.33-55, 2006.
DOI : 10.1016/j.entcs.2005.10.031

URL : http://doi.org/10.1016/j.entcs.2005.10.031

J. V. Cleemput, B. Coppens, and B. Sutter, Compiler mitigations for time attacks on modern x86 processors, ACM Transactions on Architecture and Code Optimization, vol.8, issue.4, p.23, 2012.
DOI : 10.1145/2086696.2086702

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.306.7302

B. Coppens, I. Verbauwhede, K. De-bosschere, and B. Sutter, Practical Mitigations for Timing-Based Side-Channel Attacks on Modern x86 Processors, 2009 30th IEEE Symposium on Security and Privacy, pp.45-60, 2009.
DOI : 10.1109/SP.2009.19

J. Kelsey, B. Schneier, D. Wagner, and C. Hall, Side channel cryptanalysis of product ciphers, European Symposium on Research in Computer Security, pp.97-110, 1998.
DOI : 10.1007/bfb0055858

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.11.250

E. Brickell, G. Graunke, M. Neve, and J. Seifert, Software mitigations to hedge aes against cache-based software side channel vulnerabilities, IACR Cryptology ePrint Archive, p.52, 2006.

C. Liu, A. Harris, M. Maas, M. Hicks, M. Tiwari et al., GhostRider, ACM SIGARCH Computer Architecture News, vol.43, issue.1, pp.87-101, 2015.
DOI : 10.1145/1037947.1024403

C. Liu, M. Hicks, and E. Shi, Memory Trace Oblivious Program Execution, 2013 IEEE 26th Computer Security Foundations Symposium, pp.51-65, 2013.
DOI : 10.1109/CSF.2013.11

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.411.3593

Y. Zhang and M. K. Reiter, Düppel: retrofitting commodity operating systems to mitigate cache side channels in the cloud, Proceedings of the 2013 ACM SIGSAC conference on Computer & communications security, pp.827-838, 2013.

M. Godfrey and M. Zulkernine, A Server-Side Solution to Cache-Based Side-Channel Attacks in the Cloud, 2013 IEEE Sixth International Conference on Cloud Computing, pp.163-170, 2013.
DOI : 10.1109/CLOUD.2013.21

B. A. Braun, S. Jana, and D. Boneh, Robust and efficient elimination of cache and timing side channels, 1506.

D. Stefan, P. Buiras, E. Z. Yang, A. Levy, D. Terei et al., Eliminating Cache-Based Timing Attacks with Instruction-Based Scheduling, Esorics, vol.8134, pp.718-735, 2013.
DOI : 10.1007/978-3-642-40203-6_40

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.360.2487

S. Moon, V. Sekar, and M. K. Reiter, Nomad, Proceedings of the 22nd ACM SIGSAC Conference on Computer and Communications Security, CCS '15, pp.1595-1606, 2015.
DOI : 10.1145/1952682.1952700

R. Zhuang, S. A. Deloach, and X. Ou, Towards a Theory of Moving Target Defense, Proceedings of the First ACM Workshop on Moving Target Defense, MTD '14, pp.31-40, 2014.
DOI : 10.1504/IJICS.2007.012248

Y. Zhang, M. Li, K. Bai, M. Yu, and W. Zang, Incentive Compatible Moving Target Defense against VM-Colocation Attacks in Clouds, IFIP International Information Security Conference, pp.388-399, 2012.
DOI : 10.1007/978-3-642-30436-1_32

URL : https://hal.archives-ouvertes.fr/hal-01518239

X. Jin, H. Chen, X. Wang, Z. Wang, X. Wen et al., A Simple Cache Partitioning Approach in a Virtualized Environment, 2009 IEEE International Symposium on Parallel and Distributed Processing with Applications, pp.519-524, 2009.
DOI : 10.1109/ISPA.2009.47

D. Tam, R. Azimi, L. Soares, and M. Stumm, Managing shared l2 caches on multicore systems in software, Workshop on the Interaction between Operating Systems and Computer Architecture, pp.26-33, 2007.

J. Shi, X. Song, H. Chen, and B. Zang, Limiting cache-based sidechannel in multi-tenant cloud using dynamic page coloring, 2011.
DOI : 10.1109/dsnw.2011.5958812

H. Raj, R. Nathuji, A. Singh, and P. England, Resource management for isolation enhanced cloud services, Proceedings of the 2009 ACM workshop on Cloud computing security, CCSW '09, pp.77-84, 2009.
DOI : 10.1145/1655008.1655019

T. Kim, M. Peinado, and G. Mainar-ruiz, Stealthmem: system-level protection against cache-based side channel attacks in the cloud, Presented as part of the 21st USENIX Security Symposium (USENIX Security 12), pp.189-204, 2012.

J. Kong, O. Aciicmez, J. Seifert, and H. Zhou, Deconstructing new cache designs for thwarting software cache-based side channel attacks, Proceedings of the 2nd ACM workshop on Computer security architectures, CSAW '08, pp.25-34, 2008.
DOI : 10.1145/1456508.1456514

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.155.3129

J. Kong, O. Aciiçmez, J. Seifert, and H. Zhou, Hardware-software integrated approaches to defend against software cache-based side channel attacks, 2009 IEEE 15th International Symposium on High Performance Computer Architecture, pp.393-404, 2009.
DOI : 10.1109/HPCA.2009.4798277

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.455.5678

Z. Wang and R. B. Lee, New cache designs for thwarting software cache-based side channel attacks, ACM SIGARCH Computer Architecture News, pp.494-505, 2007.
DOI : 10.1145/1273440.1250723

Z. Wang and R. B. Lee, A novel cache architecture with enhanced performance and security, 41st IEEE/ACM International Symposium on Microarchitecture, pp.83-93, 2008.

D. Page, Partitioned cache architecture as a side-channel defence mechanism, IACR Cryptology ePrint Archive, p.280, 2005.

L. Domnitser, A. Jaleel, J. Loew, N. Abu-ghazaleh, and D. Ponomarev, Non-monopolizable caches, ACM Transactions on Architecture and Code Optimization, vol.8, issue.4, p.35, 2012.
DOI : 10.1145/2086696.2086714

T. Zhang, Y. Zhang, and R. B. Lee, CloudRadar: A Real-Time Side-Channel Attack Detection System in Clouds, International Symposium on Research in Attacks, Intrusions, and Defenses, pp.118-140, 2016.
DOI : 10.1145/2508859.2516741

F. Liu, Q. Ge, Y. Yarom, F. Mckeen, C. Rozas et al., CATalyst: Defeating last-level cache side channel attacks in cloud computing, 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp.406-418, 2016.
DOI : 10.1109/HPCA.2016.7446082

T. Zhang, Y. Zhang, and R. B. Lee, Memory dos attacks in multitenant clouds: Severity and mitigation, 1603.

O. Goldreich, Secure multi-party computation, pp.86-97, 1998.

O. Ohrimenko, F. Schuster, C. Fournet, A. Mehta, S. Nowozin et al., Oblivious multi-party machine learning on trusted processors, USENIX Security, pp.619-636, 2016.

A. Lebre, J. Pastor, and D. Consortium, The DISCOVERY Initiative- Overcoming Major Limitations of Traditional Server-Centric Clouds by Operating Massively Distributed IaaS Facilities, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01203648

M. Schwarz, S. Weiser, D. Gruss, C. Maurice, and S. Mangard, Malware Guard Extension: Using SGX to Conceal Cache Attacks, 2017.
DOI : 10.1109/SP.2015.45