An Efficient Architectural Design of Hardware Interface for Heterogeneous Multi-core System - Archive ouverte HAL Access content directly
Conference Papers Year : 2011

An Efficient Architectural Design of Hardware Interface for Heterogeneous Multi-core System

(1) , (1) , (2) , (1) , (1)
1
2
Xiongli Gu
  • Function : Author
  • PersonId : 1017416
Jie Yang
  • Function : Author
  • PersonId : 1017417
Xiamin Wu
  • Function : Author
  • PersonId : 1017418
Chunming Huang
  • Function : Author
  • PersonId : 1006927
Peng Liu
  • Function : Author
  • PersonId : 1006926

Abstract

How to manage the message passing among inter processor cores with lower overhead is a great challenge when the multi-core system is the contemporary solution to satisfy high performance and low energy demands in general and embedded computing domains. Generally speaking, the networks-on-chip connects the distributed multi-core system. It takes charge of message passing which including data and synchronization message among cores. The size of most data transmission is typically large enough that it remains strongly bandwidth-bound. The synchronization message is very small which is primarily latency bound. Thus the separated networks-on-chip are needed to transmit the above two types of message. In this paper we focus on the network for the transmission of synchronization messages. A hardware module – message passing unit (MPU) is proposed to manage the synchronization message passing for the heterogeneous multi-core system. Compared with the original single network approach, this solution reduces the run-time object scheduling and synchronization overhead effectively, thereby, improving the whole system performance.
Fichier principal
Vignette du fichier
978-3-642-24403-2_24_Chapter.pdf (182.71 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01593019 , version 1 (25-09-2017)

Licence

Attribution - CC BY 4.0

Identifiers

Cite

Xiongli Gu, Jie Yang, Xiamin Wu, Chunming Huang, Peng Liu. An Efficient Architectural Design of Hardware Interface for Heterogeneous Multi-core System. 8th Network and Parallel Computing (NPC), Oct 2011, Changsha,, China. pp.313-323, ⟨10.1007/978-3-642-24403-2_24⟩. ⟨hal-01593019⟩
63 View
54 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More