An Efficient Architectural Design of Hardware Interface for Heterogeneous Multi-core System

Abstract : How to manage the message passing among inter processor cores with lower overhead is a great challenge when the multi-core system is the contemporary solution to satisfy high performance and low energy demands in general and embedded computing domains. Generally speaking, the networks-on-chip connects the distributed multi-core system. It takes charge of message passing which including data and synchronization message among cores. The size of most data transmission is typically large enough that it remains strongly bandwidth-bound. The synchronization message is very small which is primarily latency bound. Thus the separated networks-on-chip are needed to transmit the above two types of message. In this paper we focus on the network for the transmission of synchronization messages. A hardware module – message passing unit (MPU) is proposed to manage the synchronization message passing for the heterogeneous multi-core system. Compared with the original single network approach, this solution reduces the run-time object scheduling and synchronization overhead effectively, thereby, improving the whole system performance.
Type de document :
Communication dans un congrès
Erik Altman; Weisong Shi. 8th Network and Parallel Computing (NPC), Oct 2011, Changsha,, China. Springer, Lecture Notes in Computer Science, LNCS-6985, pp.313-323, 2011, Network and Parallel Computing. 〈10.1007/978-3-642-24403-2_24〉
Liste complète des métadonnées

Littérature citée [11 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01593019
Contributeur : Hal Ifip <>
Soumis le : lundi 25 septembre 2017 - 16:33:44
Dernière modification le : vendredi 1 décembre 2017 - 01:09:44
Document(s) archivé(s) le : mardi 26 décembre 2017 - 14:49:46

Fichier

978-3-642-24403-2_24_Chapter.p...
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Xiongli Gu, Jie Yang, Xiamin Wu, Chunming Huang, Peng Liu. An Efficient Architectural Design of Hardware Interface for Heterogeneous Multi-core System. Erik Altman; Weisong Shi. 8th Network and Parallel Computing (NPC), Oct 2011, Changsha,, China. Springer, Lecture Notes in Computer Science, LNCS-6985, pp.313-323, 2011, Network and Parallel Computing. 〈10.1007/978-3-642-24403-2_24〉. 〈hal-01593019〉

Partager

Métriques

Consultations de la notice

71

Téléchargements de fichiers

10