K. Chiu, M. Govindaraju, and R. Bramley, Investigating the limits of SOAP performance for scientific computing, Proceedings 11th IEEE International Symposium on High Performance Distributed Computing, 2002.
DOI : 10.1109/HPDC.2002.1029924

M. R. Head, M. Govindaraju, R. Van-engelen, and W. Zhang, Grid scheduling and protocols---Benchmarking XML processors for applications in grid web services, Proceedings of the 2006 ACM/IEEE conference on Supercomputing , SC '06, p.121, 2006.
DOI : 10.1145/1188455.1188581

P. Apparao, R. Iyer, R. Morin, N. Naren, B. Mahesh et al., ?Architectural characterization of an XML-centric commercial server workload, 33rd International Conference on Parallel Processing, 2004.

P. Apparao and M. Bhat, A detailed look at the characteristics of XML parsing, BEACON '04: 1st Workshop on Building Block Engine Architectures for Computers and Networks, 2004.

M. Nicola and J. John, XML parsing, Proceedings of the twelfth international conference on Information and knowledge management , CIKM '03, 2003.
DOI : 10.1145/956863.956898

I. Single and -. Computer, ?Id=1 7. SAX Parsing Model: http://sax.sourceforge.net 8. W3C, ?Document object model (DOM) level 2 core specification

K. Chiu, T. Devadithya, W. Lu, and A. Slominski, A Binary XML for Scientific Applications, First International Conference on e-Science and Grid Computing (e-Science'05), 2005.
DOI : 10.1109/E-SCIENCE.2005.1
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.128.1733

?. Ximpleware, The Future of XML Processing,? (accessed 10, 2007.

W. Lu, K. Chiu, and Y. Pan, A Parallel Approach to XML Parsing, 2006 7th IEEE/ACM International Conference on Grid Computing, 2006.
DOI : 10.1109/ICGRID.2006.311019
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.71.5341

R. Michael, M. Head, and . Govindaraju, Approaching a Parallelized XML Parser Optimized for Multi-Core Processor?. SOCP'07 High Performance XML Parsing Using Parallel Bit Stream Technology, Proceedings of the Conference of the Center for Advanced Studies on Collaborative Research, 2007.

L. Zhao and L. Bhuyan, Performance Evaluation and Acceleration for XML Data Parsing, Proceedings of the 9th Workshop on Computer Architecture Evaluation using Commercial Workloads, 2006.

J. Moscola and J. W. Lockwood, Reconfigurable content-based router using hardware-accelerated language parser, ACM Transactions on Design Automation of Electronic Systems, vol.13, issue.2, 2008.
DOI : 10.1145/1344418.1344424
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.147.9734

Z. Dai, N. Ni, and J. Zhu, A 1 cycle-per-byte XML parsing accelerator, Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays, FPGA '10, 2010.
DOI : 10.1145/1723112.1723148
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.473.4129

A. Jaleel, R. S. Cohn, C. K. Luk, and B. Jacob, CMP$im: A Pin-Based On-The-Fly Multi-Core Cache Simulator, MoBS, 2008.

P. Shivakumar and N. P. Jouppi, CACTI3.0: an integrated cache timing, power, and area model, WRL Research Report, 2001.

A. Longshaw, ?Scaling XML parsing on Intel architecture,? Intel Software Network Resource Center, p.537, 2008.

. Power-vs, K. Performance, J. Park, W. W. Park, and . Ro, xilinx.com/publications/archives/solution_guides/power_management.pdf 26. Windows Performance Analysis Tool, http://msdn.microsoft.com/en-us/performance, The 90 nm Inflection Point ?On Improving Parallelized Network Coding with Dynamic Partitioning?, pp.1547-1560, 2010.