Skip to Main content Skip to Navigation
Conference papers

Power-Aware Run-Time Incremental Mapping for 3-D Networks-on-Chip

Abstract : 3-D Networks-on-Chip (NoCs) emerge as a powerful solution to address both the interconnection and design complexity problems facing future Systems-on-Chip (SoCs). Effective run-time application mapping on a 3-D NoC-based Multiprocessor Systems-on-Chip (MPSoC) can be quite challenging, largely due to the fact that the arrival order and task graphs of the target applications are not known a priori. This paper presents a power-aware run-time incremental mapping algorithm for 3-D NoCs that aims to minimize the communication power for each incoming application as well as reduce the impact of the mapped applications on future applications that are yet to be mapped. In this algorithm, if the vertical links are found to be shorter and provide higher communication bandwidth than horizontal links, more communications will be mapped to vertical links to reduce delay and power consumption. Extensive experiments have been conducted to evaluate the performance of the proposed algorithm and the results are compared with those obtained from the optimal mapping algorithm (branch-and-bound), a random mapping and a simple heuristic. When mapping a single application, the proposed algorithm is four orders of magnitude faster than the branch-and-bound algorithm at a small degradation of mapping quality. When mapping multiple applications incrementally, our algorithm can save 50% communication power compared to the random mapping and 20% communication power compared to the simple heuristic.
Document type :
Conference papers
Complete list of metadata

Cited literature [17 references]  Display  Hide  Download

https://hal.inria.fr/hal-01593023
Contributor : Hal Ifip <>
Submitted on : Monday, September 25, 2017 - 4:33:52 PM
Last modification on : Thursday, March 5, 2020 - 5:40:24 PM
Long-term archiving on: : Tuesday, December 26, 2017 - 2:14:15 PM

File

978-3-642-24403-2_19_Chapter.p...
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Xiaohang Wang, Maurizio Palesi, Mei Yang, Yingtao Jiang, Michael Huang, et al.. Power-Aware Run-Time Incremental Mapping for 3-D Networks-on-Chip. 8th Network and Parallel Computing (NPC), Oct 2011, Changsha,, China. pp.232-247, ⟨10.1007/978-3-642-24403-2_19⟩. ⟨hal-01593023⟩

Share

Metrics

Record views

127

Files downloads

158