Combined Fault and Side-Channel Attack on Protected Implementations of AES - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2011

Combined Fault and Side-Channel Attack on Protected Implementations of AES

Résumé

The contribution of this paper is twofold: (1) a novel fault injection attack against AES, based on a new fault model, is proposed. Compared to state-of-the-art attacks, this fault model advantage is to relax constraints on the fault location, and then reduce the a priori knowledge on the implementation. Moreover, the attack algorithm is very simple and leaves room for optimization with respect to specific cases; (2) the fault attack is combined with side-channel analysis in order to defeat fault injection resistant and masked AES implementations. More precisely, our fault injection attack works well even when the attacker has only access to the faulty ciphertexts through a side-channel. Furthermore, the attacks presented in this paper can be extended to any SP-Network.
Fichier principal
Vignette du fichier
978-3-642-27257-8_5_Chapter.pdf (248.44 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01596307 , version 1 (27-09-2017)

Licence

Paternité

Identifiants

Citer

Thomas Roche, Victor Lomné, Karim Khalfallah. Combined Fault and Side-Channel Attack on Protected Implementations of AES. 10th Smart Card Research and Advanced Applications (CARDIS), Sep 2011, Leuven, Belgium. pp.65-83, ⟨10.1007/978-3-642-27257-8_5⟩. ⟨hal-01596307⟩
169 Consultations
569 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More