A. Beaumont-smith, S. Burgess, C. C. Lefrere, and . Lim, Reduced latency IEEE floating-point standard adder architectures, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336), pp.35-42, 1999.
DOI : 10.1109/ARITH.1999.762826

URL : http://www.acsel-lab.com/arithmetic/arith14/papers/ARITH14_Beaumont_Smith.pdf

J. Thompson, N. Karra, and M. J. Schulte, A 64-bit decimal floatingpoint adder, IEEE Computer Society Annual Symposium on VLSI, pp.297-298, 2004.
DOI : 10.1109/isvlsi.2004.1339563

URL : http://mesa.ece.wisc.edu/publications/cp_2004-08.pdf

A. M. Nielsen and D. W. Matula, An IEEE compliant floating-point adder that conforms with the pipeline packet-forwarding paradigm, IEEE Transactions on Computers, vol.49, issue.1, pp.33-47, 2000.
DOI : 10.1109/12.822562

F. De-dinechin and B. Pasca, Designing Custom Arithmetic Data Paths with FloPoCo, IEEE Design & Test of Computers, vol.28, issue.4, pp.18-27, 2011.
DOI : 10.1109/MDT.2011.44

URL : https://hal.archives-ouvertes.fr/ensl-00646282

B. Widrow, I. Kollar, and M. Liu, Statistical theory of quantization, IEEE Transactions on Instrumentation and Measurement, vol.45, issue.2, pp.353-361, 1996.
DOI : 10.1109/19.492748

D. Menard, R. Rocher, and O. Sentieys, Analytical Fixed-Point Accuracy Evaluation in Linear Time-Invariant Systems, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.55, issue.10, 2008.
DOI : 10.1109/TCSI.2008.923279

URL : https://hal.archives-ouvertes.fr/inria-00459231

D. Menard and R. Rocher, Automatic SQNR determination in nonlinear and non-recursive fixed-point systems, 12th European Signal Processing Conference, pp.1349-1352, 2004.
URL : https://hal.archives-ouvertes.fr/inria-00482941

B. Barrois, O. Sentieys, and D. Menard, The hidden cost of functional approximation against careful data sizing ??? A case study, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, pp.181-186, 2017.
DOI : 10.23919/DATE.2017.7926979

URL : https://hal.archives-ouvertes.fr/hal-01423147

W. Liu, J. Huang, and M. Chen, Kacu: k-means with hardware centroid-updating, Conf. on Emerging Information Technology 2005, 2005.

H. M. Hussain and K. Benkrid, FPGA implementation of K-means algorithm for bioinformatics application: An accelerated approach to clustering Microarray data, 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), pp.248-255, 2011.
DOI : 10.1109/AHS.2011.5963944

J. S. Kutty, F. Boussaid, and A. Amira, A high speed configurable FPGA architecture for k-mean clustering, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), pp.1801-1804, 2013.
DOI : 10.1109/ISCAS.2013.6572215

S. Lloyd, Least squares quantization in PCM, IEEE Transactions on Information Theory, vol.28, issue.2, pp.129-137, 1982.
DOI : 10.1109/TIT.1982.1056489

URL : http://www.cs.toronto.edu/~roweis/csc2515-2006/readings/lloyd57.pdf

J. Muller, N. Brisebarre, and F. De-dinechin, Handbook of floatingpoint arithmetic, 2009.
URL : https://hal.archives-ouvertes.fr/ensl-00379167