Skip to Main content Skip to Navigation
Conference papers

Synthesis of High-Speed Finite State Machines in FPGAs by State Splitting

Abstract : A synthesis method of high-speed finite state machines (FSMs) in field programmable gate arrays (FPGAs) based on LUT (Look Up Table) by internal state splitting is offered. The method can be easily included in designing the flow of digital systems in FPGA. Estimations of the number of LUT levels are presented for an implementation of FSM transition functions in the case of sequential and parallel decomposition. Split algorithms of FSM internal states for the synthesis of high-speed FSMs are described. The experimental results showed a high efficiency of the offered method. FSM performance increases by 1.52 times on occasion. In conclusion, the experimental results were considered, and prospective directions for designing high-speed FSMs are specified.
Complete list of metadata

Cited literature [12 references]  Display  Hide  Download

https://hal.inria.fr/hal-01637501
Contributor : Hal Ifip <>
Submitted on : Friday, November 17, 2017 - 3:45:19 PM
Last modification on : Saturday, November 18, 2017 - 1:16:39 AM
Long-term archiving on: : Sunday, February 18, 2018 - 3:33:23 PM

File

419526_1_En_64_Chapter.pdf
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Collections

Citation

Valery Salauyou. Synthesis of High-Speed Finite State Machines in FPGAs by State Splitting. 15th IFIP International Conference on Computer Information Systems and Industrial Management (CISIM), Sep 2016, Vilnius, Lithuania. pp.741-751, ⟨10.1007/978-3-319-45378-1_64⟩. ⟨hal-01637501⟩

Share

Metrics

Record views

114

Files downloads

645