V. V. Salauyou and ?. S. Klimowicz, Logic Design of Digital Systems on Programmable Logic Devices, 2008.

N. Miyazaki, H. Nakada, A. Tsutsui, K. Yamada, and N. Ohta, Performance Improvement Technique for Synchronous Circuits Realized as LUT-Based FPGA's. IEEE Transactions on Very Large Scale Integration (VLSI) systems, pp.455-459, 1995.
DOI : 10.1109/92.407005

L. Jozwiak, A. Slusarczyk, and A. Chojnacki, Fast and compact sequential circuits through the information-driven circuit synthesis, Proceedings Euromicro Symposium on Digital Systems Design, pp.46-53, 2001.
DOI : 10.1109/DSD.2001.952116

S. Huang, On speeding up extended finite state machines using catalyst circuitry, Proceedings of the 2001 conference on Asia South Pacific design automation , ASP-DAC '01, pp.583-588, 2001.
DOI : 10.1145/370155.370538

K. Kuusilinna, V. Lahtinen, T. Hamalainen, and J. Saarinen, Finite State Machine Encoding for VHDL Synthesis. Computers and Digital Techniques, IEE Proceedings, vol.1, pp.23-30, 2001.
DOI : 10.1049/ip-cdt:20010210

N. I. Rafla and B. Davis, A Study of Finite State Machine Coding Styles for Implementation in FPGAs, 2006 49th IEEE International Midwest Symposium on Circuits and Systems, pp.337-341, 2006.
DOI : 10.1109/MWSCAS.2006.382066

N. Nedjah and L. Mourelle, Evolutionary synthesis of synchronous finite state machines, Int. Conf. on Computer Engineering and Systems, pp.19-24, 2006.
DOI : 10.1007/3-540-32364-3_5

R. Czerwi?ski and D. Kania, Synthesis Method of High Speed Finite State Machines . Bulletin of the Polish Academy of Sciences: Technical Sciences, pp.635-644, 2010.

J. Glaser, M. Damm, J. Haase, and C. Grimm, TR-FSM, ACM Transactions on Reconfigurable Technology and Systems, vol.4, issue.3, pp.1-2314, 2011.
DOI : 10.1145/2000832.2000835

R. Senhadji-navarro and I. Garcia-vargas, Finite Virtual State Machines, IEICE Transactions on Information and Systems, vol.95, issue.10, pp.2544-2547, 2012.
DOI : 10.1587/transinf.E95.D.2544

I. Garcia-vargas and R. Senhadji-navarro, Finite State Machines With Input Multiplexing: a Performance Study. IEEE Transaction on computer-aided design of integrated circuits and systems, pp.867-871, 2015.
DOI : 10.1109/tcad.2015.2406859

V. V. Solov-'ev, Splitting the Internal States in Order to Reduce the Number of Arguments in Functions of Finite Automata, J. of Computer and Systems Sciences International, vol.5, pp.777-783, 2005.