G. Hallbauer, Procedures of state reduction and assignment in one step in synthesis of asynchronous sequential circuits, Proc. of the Int. IFAC Symposium on Discrete Systems, pp.272-282, 1974.

E. B. Lee and M. Perkowski, Concurrent Minimization and State Assignment of Finite State Machines, Proc. of the IEEE Int. Conf. on Systems, Man and Cybernetics, 1984.

M. J. Avedillo, J. M. Quintana, and J. L. Huertas, SMAS: a program for the concurrent state reduction and state assignment of finite state machines, 1991., IEEE International Sympoisum on Circuits and Systems, pp.1781-1784, 1991.
DOI : 10.1109/ISCAS.1991.176749

C. , R. Mohan, and P. Chakrabarti, A new approach to synthesis of PLA-based FSM's, Proc. of the 7th Int. Conf. on VLSI Design, pp.373-378, 1994.

B. N. Gupta, H. Narayanan, and M. P. Desai, A state assignment scheme targeting performance and area, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013), pp.378-383, 1999.
DOI : 10.1109/ICVD.1999.745185

C. Lindholm, High frequency and low power semi-synchronous PFM state machine, 2011 IEEE International Symposium of Circuits and Systems (ISCAS), pp.1868-1871, 2011.
DOI : 10.1109/ISCAS.2011.5937951

Z. Liu, T. Arslan, and A. T. Erdogan, An Embedded low power reconfigurable fabric for finite state machine operations, Proc. of the Int. Symposium on Circuits and Systems (ISCAS), pp.4374-4377, 2006.

N. Miyazaki, H. Nakada, A. Tsutsui, K. Yamada, and N. Ohta, Performance Improvement Technique for Synchronous Circuits Realized as LUT-Based FPGA's, IEEE Transactions on Very Large Scale Integration (VLSI) systems, pp.455-459, 1995.
DOI : 10.1109/92.407005

L. Jozwiak, A. Slusarczyk, and A. Chojnacki, Fast and compact sequential circuits through the information-driven circuit synthesis, in proc, of the Euromicro Symposium on Digital Systems Design, pp.4-6, 2001.

S. Huang, On speeding up extended finite state machines using catalyst circuitry, in proc, of the Asia and South Pacific Design Automation Conf.(ASAP-DAC), pp.583-588, 2001.

N. Nedjah and L. Mourelle, Evolutionary Synthesis of Synchronous Finite State Machines, in proc, of the International Conference on Computer Engineering and Systems, pp.19-24, 2006.

R. Czerwi?ski and D. Kania, Synthesis method of high speed finite state machines, Bulletin of the Polish Academy of Sciences: Technical Sciences, vol.1, issue.6, pp.635-644, 2010.
DOI : 10.1049/el:19780133

A. Klimowicz and V. V. , Minimization of incompletely specified mealy finite-state machines by merging two internal states, Journal of Computer and Systems Sciences International, vol.52, issue.3, pp.400-409, 2013.
DOI : 10.1134/S106423071303009X

A. D. Zakrevskij, Logic Synthesis of Cascade Circuits, 1981.

S. Yang, Logic synthesis and optimization benchmarks user guide. Version 3.0, 1991.

J. Rho, G. Hachtel, F. Somenzi, and R. Jacoby, Exact and heuristic algorithms for the minimization of incompletely specified state machines, IEEE Trans. Computer-Aided Design, vol.13, pp.167-177, 1994.

T. Luba and H. Selvaraj, A General Approach to Boolean Function Decomposition and its Application in FPGABased Synthesis, VLSI Design, vol.3, issue.3-4, pp.289-300, 1995.
DOI : 10.1155/1995/67208

V. V. Solov-'ev, Complex minimization method for finite state machines implemented on programmable logic devices, Journal of Computer and Systems Sciences International, vol.53, issue.2, pp.186-194, 2014.
DOI : 10.1134/S1064230714020154