Explicit Control of Dataflow Graphs with MARTE/CCSL

Jean-Vivien Millo 1 Emilien Kofman 1 Julien Deantoni 2 Frédéric Mallet 2 Amine Oueslati 2 Robert de Simone 2
2 KAIROS - Logical Time for Formal Embedded System Design
CRISAM - Inria Sophia Antipolis - Méditerranée , Laboratoire I3S - COMRED - COMmunications, Réseaux, systèmes Embarqués et Distribués
Abstract : Process Networks are a means to describe streaming embedded applications. They rely on explicit representation of task concurrency, pipeline and data-flow. Originally, Data-Flow Process Network (DFPN) representations are independent from any execution platform support model. Such independence is actually what allows looking next for adequate mappings. Mapping deals with scheduling and distribution of computation tasks onto processing resources, but also distribution of communications to interconnects and memory resources. This design approach requires a level of description of execution platforms that is both accurate and simple. Recent platforms are composed of repeated elements with global interconnection (GPU, MPPA). A parametric description could help achieving both requirements. Then, we argue that a model-driven engineering approach may allow to unfold and expand an original DFPN model, in our case a so-called Synchronous DataFlow graph (SDF) into a model such that: a) the original description is a quotient refolding of the expanded one, and b) the mapping to a platform model is a grouping of tasks according to their resource allocation. Then, given such unfolding, we consider how to express the allocation and the real-time constraints. We do this by capturing the entire system in CCSL (Clock Constraint Specification Language). CCSL allows to capture linear but also synchronous constraints. Lastly, the system can be checked for the existence of a schedule satisfying all the constraints using a state space exploration technique. The approach is validated on a typical embedded system application allocated on a multi-core platform.
Liste complète des métadonnées

Cited literature [43 references]  Display  Hide  Download

https://hal.inria.fr/hal-01644294
Contributor : Team Kairos <>
Submitted on : Wednesday, November 22, 2017 - 9:59:55 AM
Last modification on : Monday, November 5, 2018 - 3:36:03 PM

File

main.pdf
Files produced by the author(s)

Identifiers

Citation

Jean-Vivien Millo, Emilien Kofman, Julien Deantoni, Frédéric Mallet, Amine Oueslati, et al.. Explicit Control of Dataflow Graphs with MARTE/CCSL. MODELSWARD 2017 - 5th International Conference on Model-Driven Engineering and Software Development, MODELSWARD 2017, Feb 2017, Porto, Portugal. pp.542-549, ⟨10.5220/0006269505420549⟩. ⟨hal-01644294⟩

Share

Metrics

Record views

678

Files downloads

130