R. Allen and K. Kennedy, Automatic loop interchange (with retrospective), Best of PLDI, pp.75-90, 1984.
DOI : 10.1145/502874.502897

T. Amnell, E. Fersman, L. Mokrushin, P. Pettersson, and W. Yi, TIMES: A??Tool for Schedulability Analysis and Code Generation of Real-Time Systems, Formal Modeling and Analysis of Timed Systems, pp.60-72, 2004.
DOI : 10.1007/978-3-540-40903-8_6

C. André, Syntax and Semantics of the Clock Constraint Specification Language (CCSL), 2009.

P. Aubry, P. Beaucamps, F. Blanc, B. Bodin, S. Carpov et al., Extended Cyclostatic Dataflow Program Compilation and Execution for an Integrated Manycore Processor, Int. Conf. on Computational Science, pp.181624-1633, 2013.
DOI : 10.1016/j.procs.2013.05.330

URL : https://hal.archives-ouvertes.fr/hal-00832504

M. Bamakhrama and T. Stefanov, Hard-real-time scheduling of data-dependent tasks in embedded streaming applications, Proceedings of the ninth ACM international conference on Embedded software, EMSOFT '11, pp.195-204, 2011.
DOI : 10.1145/2038642.2038672

A. Benveniste, P. Caspi, S. Edwards, N. Halbwachs, P. L. Guernic et al., The synchronous languages 12 years later, Proceedings of the IEEE, pp.64-83, 2003.
DOI : 10.1109/JPROC.2002.805826

URL : http://www.cs.columbia.edu/~sedwards/papers/benveniste2003synchronous.pdf

G. Bilsen, M. Engels, R. Lauwereins, and J. Peperstraete, Cyclo-static data flow, 1995 International Conference on Acoustics, Speech, and Signal Processing, pp.3255-3258, 1995.
DOI : 10.1109/ICASSP.1995.479579

J. T. Buck, Scheduling dynamic dataflow graphs with bounded memory using the token flow model, IEEE International Conference on Acoustics Speech and Signal Processing, 1993.
DOI : 10.1109/ICASSP.1993.319147

URL : http://ptolemy.eecs.berkeley.edu/oldwww/papers/tokenFlowICASSP93.ps.Z

F. Commoner, A. W. Holt, S. Even, and A. Pnueli, Marked directed graphs, Journal of Computer and System Sciences, vol.5, issue.5, pp.511-523, 1971.
DOI : 10.1016/S0022-0000(71)80013-2

URL : https://doi.org/10.1016/s0022-0000(71)80013-2

L. Cudennec and R. Sirdey, Parallelism Reduction Based on Pattern Substitution in Dataflow Oriented Programming Languages, Proc. of the Int. Conf. on Computational Science, {ICCS'12}, pp.146-155, 2012.
DOI : 10.1016/j.procs.2012.04.016

URL : https://hal.archives-ouvertes.fr/hal-00706943

R. De-groote, P. K. Hölzenspies, J. Kuper, and H. Broersma, Back to basics: Homogeneous representations of multi-rate synchronous dataflow graphs, MEMOCODE, pp.35-46, 2013.

J. Deantoni and F. Mallet, TimeSquare: Treat Your Models with Logical Time, TOOLS -50th Int. Conf. on Objects, Models, Components, Patterns -2012, pp.34-41, 2012.
DOI : 10.1007/978-3-642-30561-0_4

URL : https://hal.archives-ouvertes.fr/hal-00688590

J. Deantoni, F. Mallet, F. Thomas, G. Reydet, J. Babau et al., RT-simex, Proceedings of the eighteenth ACM SIGSOFT international symposium on Foundations of software engineering, FSE '10, pp.377-378, 2010.
DOI : 10.1145/1882291.1882357

URL : https://hal.archives-ouvertes.fr/inria-00587116

P. Feautrier, Some efficient solutions to the affine scheduling problem. I. One-dimensional time, International Journal of Parallel Programming, vol.40, issue.6, pp.313-347, 1992.
DOI : 10.1145/360827.360844

P. Fradet, A. Girault, and P. Poplavkoy, SPDF: A schedulable parametric data-flow MoC, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.769-774, 2012.
DOI : 10.1109/DATE.2012.6176572

URL : https://hal.archives-ouvertes.fr/hal-00744376

C. Glitia, J. Deantoni, F. Mallet, J. Millo, P. Boulet et al., Progressive and explicit refinement of scheduling for multidimensional data-flow applications using uml marte, Design Automation for Embedded Systems, vol.75, issue.9, pp.137-169, 2012.
DOI : 10.1109/ICECCS.2011.14

URL : https://hal.archives-ouvertes.fr/hal-00727239

A. Goknil, J. Deantoni, M. Peraldi-frati, and F. Mallet, Tool Support for the Analysis of TADL2 Timing Constraints Using TimeSquare, 2013 18th International Conference on Engineering of Complex Computer Systems, 2013.
DOI : 10.1109/ICECCS.2013.28

URL : https://hal.archives-ouvertes.fr/hal-00850673

K. Goossens and A. Hansson, The aethereal network on chip after ten years, Proceedings of the 47th Design Automation Conference on, DAC '10, pp.306-311, 2010.
DOI : 10.1145/1837274.1837353

M. I. Gordon, Compiler Techniques for Scalable Performance of Stream Programs on Multicore Architectures, 2010.

T. Grandpierre, C. Lavarenne, and Y. Sorel, Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors, Proceedings of the seventh international workshop on Hardware/software codesign , CODES '99, 1999.
DOI : 10.1145/301177.301489

URL : http://www-rocq.inria.fr/syndex/pub/codes99/codes99.pdf

G. Kahn, The semantics of a simple language for parallel programming, Inform. Process. 74: Proc. IFIP Congr. 74, pp.471-475, 1974.

. Kalray, Mppa manycore, 2014.

M. Kamel-benhaoua, A. E. Benyamina, and P. Boulet, Heuristics for routing and spiral run-time task mapping in NoC-based heterogeneous MPSOCs, 1312.

M. Karczmarek, W. Thies, and S. Amarasinghe, Phased scheduling of stream programs, ACM SIGPLAN Notices, vol.38, issue.7, pp.103-112, 2003.
DOI : 10.1145/780731.780747

URL : http://cag.lcs.mit.edu/commit/papers/03/lctes-phased.ps

R. M. Karp, R. E. Miller, and S. Winograd, The Organization of Computations for Uniform Recurrence Equations, Journal of the ACM, vol.14, issue.3, pp.563-590, 1967.
DOI : 10.1145/321406.321418

B. Kienhuis, E. Rijpkema, and E. Deprettere, Compaan, Proceedings of the eighth international workshop on Hardware/software codesign , CODES '00, pp.13-17, 2000.
DOI : 10.1145/334012.334015

L. Lamport, The parallel execution of DO loops, Communications of the ACM, vol.17, issue.2, pp.83-93, 1974.
DOI : 10.1145/360827.360844

E. A. Lee and D. G. Messerschmitt, Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing, IEEE Transactions on Computers, vol.36, issue.1, pp.3624-3659, 1987.
DOI : 10.1109/TC.1987.5009446

E. A. Lee and D. G. Messerschmitt, Synchronous data flow, Proceedings of the IEEE, vol.75, issue.9, pp.1235-1245, 1987.
DOI : 10.1109/PROC.1987.13876

F. Mallet, J. Millo, and R. Simone, Safe CCSL Specifications and Marked Graphs, MEMOCODE -11th IEEE/ACM Int. Conf. on Formal Methods and Models for Codesign, pp.157-166, 2013.
DOI : 10.1007/978-3-642-41202-8_3

URL : https://hal.archives-ouvertes.fr/hal-00913962

D. Melpignano, L. Benini, E. Flamand, B. Jego, T. Lepley et al., Platform 2012, a many-core computing accelerator for embedded SoCs, Proceedings of the 49th Annual Design Automation Conference on, DAC '12, pp.1137-1142, 2012.
DOI : 10.1145/2228360.2228568

J. Millo and R. De-simone, Periodic scheduling of marked graphs using balanced binary words, 33] R. Milner. A Calculus of Communicating Systems, pp.113-130, 1982.
DOI : 10.1016/j.tcs.2012.08.012

URL : https://hal.archives-ouvertes.fr/hal-00672606

H. Nikolov, T. Stefanov, and E. Deprettere, Systematic and automated multiprocessor system design, programming, and implementation. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.27, issue.3, pp.542-555, 2008.
DOI : 10.1109/tcad.2007.911337

T. W. O-'neil, S. F. Khasawneh, M. E. Richter, and R. K. Pullaguntla, Transforming synchronous data-flow graphs to reduce execution time. Int'l, Journal of Computers and Their Applications, vol.18, issue.2, pp.111-122, 2011.

C. A. Petri, Kommunikation mit Automaten Griffiss Air Force Base, Institut für Instrumentelle Mathematik, 1962.

S. Sriram and S. S. Bhattacharyya, Embedded multiprocessors: Scheduling and synchronization, 2012.
DOI : 10.1201/9781420048025

S. Stuijk, Predictable Mapping of Streaming Applications on Multiprocessors, 2007.

S. Stuijk, M. Geilen, and T. Basten, Sdf3: Sdf for free, ACSD, pp.276-278, 2006.
DOI : 10.1109/acsd.2006.23

Y. Sun, R. Soulat, G. Lipari, ?. A. , and L. Fribourg, Parametric Schedulability Analysis of Fixed Priority Real-Time Distributed Systems, Formal Techniques for Safety-Critical Systems, pp.212-228, 2014.
DOI : 10.1007/978-3-319-05416-2_14

URL : http://www.lsv.ens-cachan.fr/Publis/PAPERS/PDF/SSLAF-ftscs13.pdf

J. Suryadevara, C. Seceleanu, F. Mallet, and P. Pettersson, Verifying MARTE/CCSL Mode Behaviors Using UPPAAL, Software Engineering and Formal Methods, pp.1-15, 2013.
DOI : 10.1007/978-3-642-40561-7_1

URL : https://hal.archives-ouvertes.fr/hal-00866477

M. Wang and F. Bodin, Compiler-directed memory management for heterogeneous MPSoCs, Special Issue On-Chip Parallel And Network-Based Systems, pp.134-145, 2011.
DOI : 10.1016/j.sysarc.2010.10.008

URL : https://hal.archives-ouvertes.fr/hal-00747819

L. Yin, F. Mallet, and J. Liu, Verification of MARTE/CCSL Time Requirements in Promela/SPIN, 2011 16th IEEE International Conference on Engineering of Complex Computer Systems, 2011.
DOI : 10.1109/ICECCS.2011.14

URL : https://hal.archives-ouvertes.fr/hal-00650621

H. Yu, J. Talpin, L. Besnard, T. Gautier, H. Marchand et al., Polychronous controller synthesis from MARTE CCSL timing specifications, Ninth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMPCODE2011), pp.21-30, 2011.
DOI : 10.1109/MEMCOD.2011.5970507

URL : https://hal.archives-ouvertes.fr/inria-00594942