Skip to Main content Skip to Navigation
Conference papers

One size does not fit all: Implementation trade-offs for iterative stencil computations on FPGAs

Abstract : Iterative stencils are kernels in various application domains such as numerical simulations and medical imaging, that merit FPGA acceleration. The best architecture depends on many factors such as the target platform, off-chip memory bandwidth, problem size, and performance requirements. We generate a family of FPGA stencil accelerators targeting emerging System on Chip platforms, (e.g., Xilinx Zynq or Intel SoC). Our designs come with design knobs to explore trade-offs. We also propose performance models to hone in on the most interesting design points, and show how they accurately lead to optimal designs. The optimal choice depends on problem sizes and performance goals.
Document type :
Conference papers
Complete list of metadatas

Cited literature [21 references]  Display  Hide  Download

https://hal.inria.fr/hal-01655590
Contributor : Steven Derrien <>
Submitted on : Monday, December 11, 2017 - 6:37:13 PM
Last modification on : Friday, July 10, 2020 - 4:01:51 PM

File

StencilsFPL2017.pdf
Files produced by the author(s)

Identifiers

Citation

Gaël Deest, Tomofumi Yuki, Sanjay Rajopadhye, Steven Derrien. One size does not fit all: Implementation trade-offs for iterative stencil computations on FPGAs. FPL - 27th International Conference on Field Programmable Logic and Applications, Sep 2017, Gand, Belgium. ⟨10.23919/FPL.2017.8056781⟩. ⟨hal-01655590⟩

Share

Metrics

Record views

378

Files downloads

396