One size does not fit all: Implementation trade-offs for iterative stencil computations on FPGAs - Archive ouverte HAL Access content directly
Conference Papers Year :

One size does not fit all: Implementation trade-offs for iterative stencil computations on FPGAs

(1) , (1) , (2) , (1)
1
2

Abstract

Iterative stencils are kernels in various application domains such as numerical simulations and medical imaging, that merit FPGA acceleration. The best architecture depends on many factors such as the target platform, off-chip memory bandwidth, problem size, and performance requirements. We generate a family of FPGA stencil accelerators targeting emerging System on Chip platforms, (e.g., Xilinx Zynq or Intel SoC). Our designs come with design knobs to explore trade-offs. We also propose performance models to hone in on the most interesting design points, and show how they accurately lead to optimal designs. The optimal choice depends on problem sizes and performance goals.
Fichier principal
Vignette du fichier
StencilsFPL2017.pdf (1003.24 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01655590 , version 1 (11-12-2017)

Identifiers

Cite

Gaël Deest, Tomofumi Yuki, Sanjay Rajopadhye, Steven Derrien. One size does not fit all: Implementation trade-offs for iterative stencil computations on FPGAs. FPL - 27th International Conference on Field Programmable Logic and Applications, Sep 2017, Gand, Belgium. ⟨10.23919/FPL.2017.8056781⟩. ⟨hal-01655590⟩
199 View
186 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More