E. J. Mccluskey, Reduction of Feedback Loops in Sequential Circuits and Carry Leads in Iterative Networks, Information and Control, vol.2, pp.99-118, 1963.

I. Pomeranz and K. T. Cheng, STOIC: state assignment based on output/input functions, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.12, issue.8, pp.613-622, 1993.
DOI : 10.1109/43.238605

J. Forrest, ODE: output direct state machine encoding, Proceedings of EURO-DAC. European Design Automation Conference, pp.600-605, 1995.
DOI : 10.1109/EURDAC.1995.527468

V. Solovjev, Synthesis of Sequential Circuits on Programmable Logic Devices Based on New Models of Finite State Machines, Euromicro Symposium on Digital Systems Design (DSD'2001, pp.170-173, 2001.

V. V. Solov-'ev, Minimization of Mealy Finite-State Machines by Using the Values of the Output Variables for State Assignment, Journal of Computer and Systems Sciences International, vol.1, pp.96-104, 2017.

S. Yang, Logic synthesis and optimization benchmarks user guide. Version 3.0. Microelectronics Center of North Carolina (MCNC), 1991.