G. Hallbauer, Procedures of state reduction and assignment in one step in synthesis of asynchronous sequential circuits, Proc. of the Int. IFAC Symposium on Discrete Systems, pp.272-282, 1974.

E. B. Lee and M. Perkowski, Concurrent Minimization and State Assignment of Finite State Machines, Proc. of the IEEE Int. Conf. on Systems, Man and Cybernetics, 1984.

M. J. Avedillo, J. M. Quintana, and J. L. Huertas, SMAS: a program for the concurrent state reduction and state assignment of finite state machines, 1991., IEEE International Sympoisum on Circuits and Systems, pp.1781-1784, 1991.
DOI : 10.1109/ISCAS.1991.176749

L. Benini, D. Micheli, and G. , State assignment for low power dissipation, IEEE J. Solid State Circuits, vol.30, issue.3, pp.259-268, 1995.

S. Chattopadhyay, Low power state assignment and flipflop selection for finite state machine synthesis???a genetic algorithmic approach, IEE Proceedings - Computers and Digital Techniques, vol.148, issue.4, pp.147-151, 2001.
DOI : 10.1049/ip-cdt:20010666

M. Koegst, G. Franke, and K. Feske, State assignment for FSM low power design, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition, pp.28-33, 2003.
DOI : 10.1109/EURDAC.1996.558052

S. Gören and F. Ferguson, On state reduction of incompletely specified finite state machines, Computers & Electrical Engineering, vol.33, issue.1, pp.58-69, 2007.
DOI : 10.1016/j.compeleceng.2006.06.001

Y. Xia and A. E. Almaini, Genetic algorithm based state assignment for power and area optimisation, IEE Proceedings - Computers and Digital Techniques, vol.149, issue.4, pp.128-133, 2002.
DOI : 10.1049/ip-cdt:20020431

M. Aiman, S. M. Sadiq, and K. F. Nawaz, Finite state machine state assignment for area and power minimization, Proc. of the IEEE Int. Symposium on Circuits and Systems (ISCAS), pp.5303-5306, 2006.

C. Lindholm, High frequency and low power semi-synchronous PFM state machine, 2011 IEEE International Symposium of Circuits and Systems (ISCAS), pp.1868-1871, 2011.
DOI : 10.1109/ISCAS.2011.5937951

W. Shiue, Novel state minimization and state assignment in finite state machine design for low-power portable devices, Integration, the VLSI Journal, vol.38, issue.4, pp.549-570, 2005.
DOI : 10.1016/j.vlsi.2004.08.004

T. N. Grzes and V. V. Solov-'ev, Sequential algorithm for low-power encoding internal states of finite state machines, Journal of Computer and Systems Sciences International, vol.53, issue.1, pp.92-99, 2014.
DOI : 10.1134/S1064230714010067

A. Klimowicz and V. V. Solov-'ev, Minimization of incompletely specified mealy finite-state machines by merging two internal states, Journal of Computer and Systems Sciences International, vol.52, issue.3, pp.400-409, 2013.
DOI : 10.1134/S106423071303009X

C. Tsui, J. Monteiro, S. Devadas, A. M. Despain, and B. Lin, Power estimation methods for sequential logic circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.3, issue.3, pp.404-416, 1995.
DOI : 10.1109/92.406998

S. Yang, Logic synthesis and optimization benchmarks user guide. Version 3.0, 1991.

J. Rho, G. Hachtel, F. Somenzi, and R. Jacoby, Exact and heuristic algorithms for the minimization of incompletely specified state machines, IEEE Trans. Computer-Aided Design, vol.13, pp.167-177, 1994.