Master Interface for On-chip Hardware Accelerator Burst Communications, The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, vol.7, issue.2, pp.73-85, 2007. ,
DOI : 10.1109/ASAP.2000.862383
URL : https://hal.archives-ouvertes.fr/hal-00391222
High-Level Synthesis: From Algorithm to Digital Circuit, 2008. ,
DOI : 10.1007/978-1-4020-8588-8
Optimizing DDR-SDRAM communications at C-level for automatically-generated hardware accelerators, INRIA, Research Report, vol.7281, 2010. ,
DOI : 10.1109/asap.2010.5540967
URL : https://hal.archives-ouvertes.fr/inria-00482035
Constructing and exploiting linear schedules with prescribed parallelism, ACM Transactions on Design Automation of Electronic Systems, vol.7, issue.1, pp.159-172, 2002. ,
DOI : 10.1145/504914.504921
URL : https://hal.archives-ouvertes.fr/hal-00807410
Exploiting off-chip memory access modes in high-level synthesis, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) ICCAD-97, pp.333-340, 1997. ,
DOI : 10.1109/ICCAD.1997.643539
Coupling loop transformations and high-level synthesis, SYMPosium en Architectures nouvelles de machines (SYMPA'08), 2008. ,
URL : https://hal.archives-ouvertes.fr/hal-00410724
Building an application-specific memory hierarchy on FPGA, HiPEAC Workshop on Reconfig. Computing, pp.53-62, 2008. ,
Synthesis of pipelined memory access controllers for streamed data applications on FPGA-based computing engines, Proceedings of the 14th international symposium on Systems synthesis , ISSS '01, pp.221-226, 2001. ,
DOI : 10.1145/500001.500054
Traversal caches, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, CODES/ISSS '08, pp.61-66, 2008. ,
DOI : 10.1145/1450135.1450150