Skip to Main content Skip to Navigation
Reports

Improving Communication Patterns in Polyhedral Process Networks

Christophe Alias 1
1 CASH - CASH - Compilation and Analysis, Software and Hardware
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
Abstract : Embedded systems performances are bounded by power consumption. The trend is to offload greedy computations on hardware accelerators as GPU, Xeon Phi or FPGA. FPGA chips combine both flexibility of programmable chips and energy-efficiency of specialized hardware and appear as a natural solution. Hardware design is long, fastidious and bug prone. Hardware compilers from high-level languages (High-level synthesis, HLS) are required to exploit all the capabilities of FPGA while satisfying tight time-to-market constraints. Compiler optimizations for parallelism and data locality restructure deeply the execution order of the processes, hence the read/write patterns in communication channels. This breaks most FIFO channels, which have to be implemented with addressable buffers. Expensive hardware is required to enforce synchronizations, which often results in dramatic performance loss. In this paper, we present an algorithm to partition the communications so that most FIFO channels can be recovered after a loop tiling, a key optimization for parallelism and data locality. Experimental results show a drastic improvement of FIFO detection for regular kernels at the cost of (few) additional storage. As a bonus, the storage can even be reduced in some cases.
Document type :
Reports
Complete list of metadata

Cited literature [19 references]  Display  Hide  Download

https://hal.inria.fr/hal-01665155
Contributor : Christophe Alias <>
Submitted on : Monday, December 18, 2017 - 11:42:25 AM
Last modification on : Wednesday, November 20, 2019 - 2:53:24 AM

File

RR-9131.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-01665155, version 1

Collections

Citation

Christophe Alias. Improving Communication Patterns in Polyhedral Process Networks. [Research Report] RR-9131, INRIA Grenoble - Rhône-Alpes. 2017, pp.1-13. ⟨hal-01665155⟩

Share

Metrics

Record views

155

Files downloads

93