The Time Model of Logical Clocks Available in the OMG MARTE Profile, pp.201-227, 2010. ,
DOI : 10.1007/978-1-4419-6400-7_7
Modeling Time(s), Conf. on Model Driven Engineering Languages and Systems LNCS, ACM-IEEE, issue.4735, pp.559-573, 2007. ,
DOI : 10.1007/978-3-540-75209-7_38
ESL Design and Verification: A Prescription for Electronic System Level Methodology, 2007. ,
The Informatics of Time and Events, Colì ege de France inaugural Lecture, 2013. ,
Fostering Analysis from Industrial Embedded Systemis Modeling, pp.283-300, 2014. ,
UML2.0 Profiles for Embedded Systems and Systems On a Chip (SOCs)., The Journal of Object Technology, vol.8, issue.1, pp.135-157, 2009. ,
DOI : 10.5381/jot.2009.8.1.a1
URL : https://hal.archives-ouvertes.fr/hal-00366581
Mixed-criticality systems: A review, Tech. rep., ep. of Computer Science, 2015. ,
MOST: Multi-Objective System Tuner Design Space Exploration for System Architects, Proc. of the Designing for Embedded Parallel Computing Platforms: Architectures, Design Tools, and Applications Workshop, 2011. ,
TimeSquare: Treat Your Models with Logical Time, Lecture Notes in Computer Science, vol.7304, issue.50, pp.34-41, 2012. ,
DOI : 10.1007/978-3-642-30561-0_4
URL : https://hal.archives-ouvertes.fr/hal-00688590
Annotating UML Models with Non-functional Properties for Quantitative Analysis, Workshops of MoDELS 2005 Conference, pp.79-90, 2005. ,
DOI : 10.1007/11663430_9
MARTE: Also an UML Profile for Modeling AADL Applications, 12th IEEE International Conference on Engineering Complex Computer Systems (ICECCS 2007), pp.359-364, 2007. ,
DOI : 10.1109/ICECCS.2007.29
A Practical Guide to SysML: The Systems Modeling Language, 2014. ,
MAST: Modeling and analysis suite for real time applications, Proceedings 13th Euromicro Conference on Real-Time Systems, pp.125-134, 2001. ,
DOI : 10.1109/EMRTS.2001.934015
Modelling hardware/software embedded systems with uml/marte: A singlesource design approach, Handbook of Hardware/Software Codesign, pp.125-159 ,
The address of the publisher), printed version scheduled for Feb, 2017. ,
A framework for comparing models of computation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.17, issue.12, pp.1217-1229, 1998. ,
DOI : 10.1109/43.736561
Cyber Physical Systems: Design Challenges, 2008 11th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC), pp.363-36925, 2008. ,
DOI : 10.1109/ISORC.2008.25
URL : http://nma.berkeley.edu/ark:/28722/bk0000n053t
Introduction to Embedded Systems -A Cyber-Physical Systems Approach, LeeSeshia.org, 2014. ,
Mixed criticality systems. report from the workshop on mixed criticality systems, Tech. rep., Information Society and Media Directorate-General, 2012. ,
Logical Time @ Work for the Modeling and Analysis of Embedded Systems, pp.978-981, 2011. ,
URL : https://hal.archives-ouvertes.fr/inria-00561247
Clock constraint specification language: specifying clock constraints with UML/MARTE, Innovations in Systems and Software Engineering, vol.17, issue.12, pp.309-314, 2008. ,
DOI : 10.1007/s11334-008-0055-2
Correctness issues on MARTE/CCSL constraints, Science of Computer Programming, vol.106, 2015. ,
DOI : 10.1016/j.scico.2015.03.001
URL : https://hal.archives-ouvertes.fr/hal-01257978
An Automated Parallel Simulation Flow for Heterogeneous Embedded Systems, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013, 2013. ,
DOI : 10.7873/DATE.2013.020
Modeling and Analysis of Real-Time and Embedded Systems with UML and MARTE, 2013. ,
Multicube: Multi-objective design space exploration of multi-core architectures, VLSI 2010 Annual Symposium, pp.47-63, 2011. ,
GESE group.: essyn website (2016), http://www.eSSYN.com [38] University of Cantabria. TEISA Dpt. GESE group.: UC single-source modelling and design website, 2016. ,
GESE group.: Vippe website (2016), https ,
Multicube explorer: An open source framework for design space exploration of chip multi-processors, Proc. of the Int. Conference on Architecture of Computing Systems (ARCS), pp.1-7, 2010. ,