The Landscape of Parallel Computing Research: A View from Berkeley, EECS UC Berkeley, 2006. ,
Research Challenges for On-Chip Interconnection Networks, SIGARCH Comput. Archit. News 25, pp.96-108, 1997. ,
DOI : 10.1109/MM.2007.4378787
Improving value communication for thread-level speculation, Proceedings Eighth International Symposium on High Performance Computer Architecture, 2002. ,
DOI : 10.1109/HPCA.2002.995699
The BlueGene/L supercomputer and quantum ChromoDynamics, Proceedings of the 2006 ACM/IEEE Conference on Supercomputing 6 ,
DOI : 10.2172/902256
Exceeding the dataflow limit via value prediction, Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29, 1996. ,
DOI : 10.1109/MICRO.1996.566464
The predictability of data values, Proceedings of 30th Annual International Symposium on Microarchitecture, 1997. ,
DOI : 10.1109/MICRO.1997.645815
The performance potential of data dependence speculation and collapsing, Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29, 1996. ,
DOI : 10.1109/MICRO.1996.566465
Understanding the differences between value prediction and instruction reuse, Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture, 1998. ,
DOI : 10.1109/MICRO.1998.742782
URL : http://ftp.cs.wisc.edu/sohi/papers/1998/micro.vp-ir.pdf
Storageless value prediction using prior register values, Proc. 26 th International Symposium on Computer Architecture, 1999. ,
DOI : 10.1109/isca.1999.765957
URL : http://users.csc.calpoly.edu/~jseng/rvp.pdf
Speculative execution based on value prediction, 1996. ,
Thread partitioning and value prediction for exploiting speculative thread-level parallelism, IEEE Transactions on Computers, vol.53, issue.2, 2007. ,
DOI : 10.1109/TC.2004.1261823
In search of speculative thread-level parallelism, Proc. 8 th International Conference on Parallel Architectures and Compilation Techniques, 1999. ,
Reducing wire delay penalty through value prediction, Proc. 33 rd Annual ACM/IEEE international Symposium on Microarchitecture, 2000. ,
DOI : 10.1145/360128.360163
URL : http://www.ac.upc.es/homes/antonio/pdf/micro33-cluster.pdf
Potential Impact of Value Prediction on Communication in Many-Core Architectures, IEEE Transactions on Computers, vol.58, issue.6, 2009. ,
DOI : 10.1109/TC.2009.28
An analysis of the computational and parallel complexity of the Livermore Loops, Parallel Computing, vol.7, issue.2, pp.163-185, 1988. ,
DOI : 10.1016/0167-8191(88)90037-3
Synchronization State Buffer: Supporting Efficient Fine-grained Synchronization on Many-Core Architectures, Proc. 34 th International Symposium on Computer Architecture, 2007. ,
The eMIPS Project: http://research.microsoft.com/en-us/projects/emips/default.aspx 22 A Theoretical Framework for Value Prediction in Parallel Systems, Proc. of 39 th International Conference on Parallel Processing, 2010. ,
Entropy and Information Theory, 1990. ,
Computing for LQCD: apeNEXT, Computing in Science & Engineering, vol.8, issue.1, 2006. ,
DOI : 10.1109/MCSE.2006.4
URL : https://hal.archives-ouvertes.fr/in2p3-00025982
APENet: a high speed, low latency 3D interconnect network, 2004 IEEE International Conference on Cluster Computing (IEEE Cat. No.04EX935), 2004. ,
DOI : 10.1109/CLUSTR.2004.1392647