Skip to Main content Skip to Navigation
Conference papers

Robust Hybrid TFET-MOSFET Circuits in Presence of Process Variations and Soft Errors

Abstract : In this work, to improve the timing yield of Tunnel Field Effect Transistor (TFET) circuits in the presence of process variations as well as their soft-error resiliency, we propose replacing some of TFET-based gates by MOSFET-based ones. The effectiveness of the proposed TFET-MOSFET hybrid implementation of the circuits are investigated by first studying the impacts of the process variation on the performances (I-V characteristics) of both homojunction InAs TFETs and MOSFETs. Next, to analyze the soft error rate of the circuits, the particle hit-induced transient current profiles of these devices are extracted. Based on these studies, a hybrid TFET-MOSFET circuit design approach which improves the reliability and soft-error resiliency compared to those of pure TFET-based circuits is suggested. Finally, the efficacy of the design approach is investigated by applying it to some circuits of ISCAS’89 benchmark package.
Document type :
Conference papers
Complete list of metadata

Cited literature [19 references]  Display  Hide  Download
Contributor : Hal Ifip <>
Submitted on : Thursday, January 4, 2018 - 11:00:06 AM
Last modification on : Monday, September 24, 2018 - 3:30:02 PM
Long-term archiving on: : Thursday, May 3, 2018 - 3:10:04 AM


Files produced by the author(s)


Distributed under a Creative Commons Attribution 4.0 International License



Maedeh Hemmat, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram. Robust Hybrid TFET-MOSFET Circuits in Presence of Process Variations and Soft Errors. 24th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSISOC), Sep 2016, Tallinn, Estonia. pp.41-59, ⟨10.1007/978-3-319-67104-8_3⟩. ⟨hal-01675198⟩



Record views


Files downloads