Skip to Main content Skip to Navigation
Conference papers

A Novel Hardware-Oriented Stereo Matching Algorithm and Its Architecture Design in FPGA

Abstract : Stereo matching is a crucial step to extract depth information from stereo images. However, it is still challenging to achieve good performance in both speed and accuracy for various stereo vision applications. In this contribution, a hardware-compatible stereo matching algorithm is proposed and its associated hardware implementation is also presented. The proposed algorithm can produce high-quality disparity maps with the combined use of the mini-census transform, segmentation-based adaptive support weight and effective refinement. Moreover, the proposed architecture is optimized as a fully pipelined and scalable hardware system. Implemented on an Altera Stratix-IV FPGA board, it can achieve 65 frames per second (fps) for 1024 $$\times $$ 768 stereo images and a 64 pixel disparity range. The proposed system is evaluated on the Middlebury benchmark and the average error rate is 6.56%. The experimental results indicate that the accuracy is competitive with some state-of-the-art software implementations.
Document type :
Conference papers
Complete list of metadata

Cited literature [20 references]  Display  Hide  Download
Contributor : Hal Ifip Connect in order to contact the contributor
Submitted on : Thursday, January 4, 2018 - 11:00:09 AM
Last modification on : Wednesday, February 3, 2021 - 12:12:08 PM
Long-term archiving on: : Thursday, May 3, 2018 - 4:18:26 AM


Files produced by the author(s)


Distributed under a Creative Commons Attribution 4.0 International License



Yanzhe Li, Kai Huang, Luc Claesen. A Novel Hardware-Oriented Stereo Matching Algorithm and Its Architecture Design in FPGA. 24th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSISOC), Sep 2016, Tallinn, Estonia. pp.213-232, ⟨10.1007/978-3-319-67104-8_11⟩. ⟨hal-01675199⟩



Record views


Files downloads