Skip to Main content Skip to Navigation
Conference papers

A 20 Gb/s Wireline Receiver with Adaptive CTLE and Half-Rate DFE in 0.13 µm Technology

Abstract : This paper presents a 20 Gb/s receive equalizer including an adaptive continuous time linear equalizer (CTLE) and a 2-tap half-rate decision feedback equalizer (DFE) in 0.13 µm BiCMOS technology for high speed serial link. The CTLE can adjust the ratio of high frequency and low frequency components adaptively by detecting the energy at both ends of a slicer and then generating a control signal by an integrator. Following the CTLE is a half-rate DFE which can get a better trade-off between the working speed and design complexity especially for the case of 20 Gb/s or above. The chip area including pads and chip guarding is about 0.72 × 0.86 mm2 and the power consumption is about 528 mW. Post simulation results show that the horizontal eye opening of the equalized data can be up to 0.9 UI at 20 Gb/s.
Complete list of metadata

Cited literature [17 references]  Display  Hide  Download

https://hal.inria.fr/hal-01675415
Contributor : Hal Ifip <>
Submitted on : Thursday, January 4, 2018 - 2:29:04 PM
Last modification on : Thursday, January 4, 2018 - 2:33:18 PM
Long-term archiving on: : Thursday, May 3, 2018 - 5:38:47 AM

File

453598_1_En_24_Chapter.pdf
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Yinhang Zhang, Qingsheng Hu, Yongzheng Zhan. A 20 Gb/s Wireline Receiver with Adaptive CTLE and Half-Rate DFE in 0.13 µm Technology. 15th International Conference on Wired/Wireless Internet Communication (WWIC), Jun 2017, St. Petersburg, Russia. pp.292-303, ⟨10.1007/978-3-319-61382-6_24⟩. ⟨hal-01675415⟩

Share

Metrics

Record views

393

Files downloads

648