A 4–32 Gb/s Bidirectional Link With 3-Tap FFE/6-Tap DFE and Collaborative CDR in 22 nm CMOS, IEEE Journal of Solid-State Circuits, vol.49, issue.12, pp.3079-3090, 2014. ,
DOI : 10.1109/JSSC.2014.2348556
Crosstalk analysis of multigigabit links on high density interconnects PCB using IBIS AMI models, 2012 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS), pp.223-226, 2012. ,
DOI : 10.1109/EDAPS.2012.6469432
A 32 Gb/s 0.55 mW/Gbps PAM4 1-FIR 2-IIR tap DFE receiver in 65-nm CMOS, 2015 Symposium on VLSI Circuits (VLSI Circuits), pp.224-225, 2015. ,
DOI : 10.1109/VLSIC.2015.7231265
Design of 56Gb/s NRZ and PAM4 SerDes Transceivers in CMOS Technologies, IEEE Journal of Solid-State Circuits, vol.50, issue.9, pp.1-13, 2015. ,
Multi-100 GbE and 400 GbE Interfaces for Intra-Data Center Networks Based on Arrayed Transceivers With Serial 100 Gb/s Operation, Journal of Lightwave Technology, vol.33, issue.4 ,
DOI : 10.1109/JLT.2014.2363107
400 Gbps Ethernet (400 GbE) Study Group materials, 2014. ,
Optical Specifications of SMF PMDs Study, 2014. ,
Investigation on Technical Feasibility of Stronger RS FEC for 400GbE.http://grouper.ieee.org/groups, 2015. ,
Bit-Error-Tolerant (512*N)B /(513*N+1)B Code for 40Gb/s and 100Gb/s Ethernet Transport, IEEE INFOCOM Workshops, pp.1-6, 2008. ,