K. S. Shim, M. Lis, O. Khan, and S. Devadas, Thread Migration Prediction for Distributed Shared Caches, IEEE Computer Architecture Letters, vol.13, issue.1, pp.2014-53
DOI : 10.1109/L-CA.2012.30

URL : http://dspace.mit.edu/bitstream/1721.1/100003/1/Devadas_Thread%20migration.pdf

C. H. Lim, W. R. Daasch, and G. Cai, A thermal-aware superscalar microprocessor, Proceedings. International Symposium on, pp.517-522, 2002.

R. Kumar, K. I. Farkas, N. P. Jouppi, and P. Ranganathan, Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction, 22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449), p.81, 2003.
DOI : 10.1109/MICRO.2003.1253185

T. Constantinou, Y. Sazeides, P. Michaud, D. Fetis, and A. Seznec, Performance implications of single thread migration on a chip multi-core, ACM SIGARCH Computer Architecture News, vol.33, issue.4, pp.80-91, 2005.
DOI : 10.1145/1105734.1105745

B. Choi, L. Porter, and D. M. Tullsen, Accurate branch prediction for short threads, ACM SIGOPS Operating Systems Review, vol.42, issue.2, pp.125-134, 2008.
DOI : 10.1145/1353535.1346298

URL : http://www-cse.ucsd.edu/users/buchoi/thesis.pdf

B. Weissman, B. Gomes, J. Quittek, and M. Holtkamp, Efficient fine-grain thread migration with active threads, Proceedings of the First Merged International Parallel Processing Symposium and Symposium on Parallel and Distributed Processing, pp.17-410, 1998.
DOI : 10.1109/IPPS.1998.669949

URL : http://www.eece.unm.edu/~dbader/ipdps/1998/papers/289.pdf

N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi et al., The gem5 simulator, ACM SIGARCH Computer Architecture News, vol.39, issue.2, pp.1-7, 2011.
DOI : 10.1145/2024716.2024718

A. Seznec, Tage-sc-l branch predictors, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01086920

C. Zhou, L. Huang, Z. Li, T. Zhang, and Q. Dou, Design Space Exploration of TAGE Branch Predictor with Ultra-Small RAM, Proceedings of the on Great Lakes Symposium on VLSI 2017 , GLSVLSI '17, 2017.
DOI : 10.1109/ISCA.2002.1003559

J. Chen, L. Shen, Z. Wang, N. Li, and Y. Xu, Dynamic Power-Performance Adjustment on Clustered Multi-Threading Processors, 2016 IEEE International Conference on Networking, Architecture and Storage (NAS), pp.1-2, 2016.
DOI : 10.1109/NAS.2016.7549399

K. A. Shaw and W. J. Dally, Migration in Single Chip Multiprocessors, IEEE Computer Architecture Letters, vol.1, issue.1, pp.12-12, 2002.
DOI : 10.1109/L-CA.2002.7

URL : http://www.cs.virginia.edu/~tcca/2002/shaw_nov02.ps

F. C. Lin and R. M. Keller, The Gradient Model Load Balancing Method, IEEE Transactions on Software Engineering, vol.13, issue.1, pp.32-38, 1987.
DOI : 10.1109/TSE.1987.232563

URL : http://scholarship.claremont.edu/cgi/viewcontent.cgi?article=1258&context=hmc_fac_pub

H. H. Hum, O. Maquelin, K. B. Theobald, X. Tian, G. R. Gao et al., A Study of the EARTH-MANNA Multithreaded System, International Journal of Parallel Programming, vol.7, issue.4, pp.319-348, 1996.
DOI : 10.1145/4472.4478

. St, R. Amant, D. A. Jimenez, and D. Burger, Low-power, high-performance analog neural branch prediction, Ieee/acm International Symposium on Microarchitecture, pp.447-458, 2008.

Y. Ishii, K. Kuroyanagi, T. Sawada, M. Inaba, and K. Hiraki, Revisiting local history to improve the fused two-level branch predictor

A. Seznec and P. Michaud, A case for (partially) tagged geometric history length branch prediction, Journal of Instruction Level Parallelism, 2006.

A. Seznec, J. S. Miguel, and J. Albericio, The inner most loop iteration counter, Proceedings of the 48th International Symposium on Microarchitecture, MICRO-48, pp.347-357, 2015.
DOI : 10.1145/30350.30353

URL : https://hal.archives-ouvertes.fr/hal-01208347

A. Seznec, A new case for the TAGE branch predictor, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-44 '11, pp.117-127, 2011.
DOI : 10.1145/2155620.2155635

URL : https://hal.archives-ouvertes.fr/hal-00639193

C. Kaynak, B. Grot, and B. Falsafi, SHIFT, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-46, pp.272-283, 2013.
DOI : 10.1145/2540708.2540732