Skip to Main content Skip to Navigation
Conference papers

Improving Communication Patterns in Polyhedral Process Networks

Christophe Alias 1
1 CASH - CASH - Compilation and Analysis, Software and Hardware
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
Abstract : Embedded system performances are bounded by power consumption. The trend is to offload greedy computations on hardware accelerators as GPU, Xeon Phi or FPGA. FPGA chips combine both flexibility of programmable chips and energy-efficiency of specialized hardware and appear as a natural solution. Hardware compilers from high-level languages (High-level synthesis, HLS) are required to exploit all the capabilities of FPGA while satisfying tight time-to-market constraints. Compiler optimizations for parallelism and data locality restructure deeply the execution order of the processes, hence the read/write patterns in communication channels. This breaks most FIFO channels, which have to be implemented with addressable buffers. Expensive hardware is required to enforce synchronizations, which often results in dramatic performance loss. In this paper, we present an algorithm to partition the communications so that most FIFO channels can be recovered after a loop tiling, a key optimization for parallelism and data locality. Experimental results show a drastic improvement of FIFO detection for regular kernels at the cost of a few additional storage. As a bonus, the storage can even be reduced in some cases.
Document type :
Conference papers
Complete list of metadata

Cited literature [20 references]  Display  Hide  Download

https://hal.inria.fr/hal-01725143
Contributor : Christophe Alias <>
Submitted on : Thursday, March 8, 2018 - 9:40:05 AM
Last modification on : Thursday, November 21, 2019 - 2:29:55 AM
Long-term archiving on: : Saturday, June 9, 2018 - 1:03:16 PM

File

final.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-01725143, version 1

Collections

Citation

Christophe Alias. Improving Communication Patterns in Polyhedral Process Networks. HIP3ES 2018 - Sixth International Workshop on High Performance Energy Efficient Embedded Systems, Jan 2018, Manchester, United Kingdom. pp.1-6. ⟨hal-01725143⟩

Share

Metrics

Record views

311

Files downloads

71