Karatsuba with Rectangular Multipliers for FPGAs

Martin Kumm 1 Oscar Gustafsson 2 Florent De Dinechin 3 Johannes Kappauf 1 Peter Zipf 4
1 University of Kassel
2 LIU - Linköping University
3 SOCRATE - Software and Cognitive radio for telecommunications
Inria Grenoble - Rhône-Alpes, CITI - CITI Centre of Innovation in Telecommunications and Integration of services
4 MES - Microelectronic Systems Institute
Abstract : This work presents an extension of Karatsuba's method to efficiently use rectangular multipliers as a base for larger multipliers. The rectangular multipliers that motivate this work are the embedded 18×25-bit signed multipliers found in the DSP blocks of recent Xilinx FPGAs: The traditional Karatsuba approach must under-use them as square 18×18 ones. This work shows that rectangular multipliers can be efficiently exploited in a modified Karatsuba method if their input word sizes have a large greatest common divider. In the Xilinx FPGA case, this can be obtained by using the embedded multipliers as 16×24 unsigned and as 17×25 signed ones. The obtained architectures are implemented with due detail to architectural features such as the pre-adders and post-adders available in Xilinx DSP blocks. They are synthesized and compared with traditional Karatsuba, but also with (non-Karatsuba) state-of-the-art tiling techniques that make use of the full rectangular multipliers. The proposed technique improves resource consumption and performance for multipliers of numbers larger than 64 bits.
Type de document :
Communication dans un congrès
ARITH 2018 - 25th IEEE International Symposium on Computer Arithmetic, Jun 2018, Amherst, United States. IEEE, pp.13-20, 2018, 〈10.1109/ARITH.2018.8464809〉
Liste complète des métadonnées

Littérature citée [16 références]  Voir  Masquer  Télécharger
https://hal.inria.fr/hal-01773447
Contributeur : Florent De Dinechin <>
Soumis le : samedi 21 avril 2018 - 23:58:35
Dernière modification le : mardi 30 octobre 2018 - 09:55:51
Document(s) archivé(s) le : mardi 18 septembre 2018 - 22:26:37

Fichier

2018-Arith-rectangularKaratsub...
Fichiers produits par l'(les) auteur(s)

Identifiants

Collections

INSA-LYON | INRIA | CITI

Citation

Martin Kumm, Oscar Gustafsson, Florent De Dinechin, Johannes Kappauf, Peter Zipf. Karatsuba with Rectangular Multipliers for FPGAs. ARITH 2018 - 25th IEEE International Symposium on Computer Arithmetic, Jun 2018, Amherst, United States. IEEE, pp.13-20, 2018, 〈10.1109/ARITH.2018.8464809〉. 〈hal-01773447〉

Exporter

BibTeX TEI DC DCterms EndNote

Partager

Métriques

Consultations de la notice

189

Téléchargements de fichiers

240

Contact


archive-ouverte@inria.fr