Skip to Main content Skip to Navigation
Conference papers

Model-checking Synthesizable SystemVerilog Descriptions of Asynchronous Circuits

Aymane Bouzafour 1 Marc Renaudin 1 Hubert Garavel 2 Radu Mateescu 2 Wendelin Serwe 2 
2 CONVECS - Construction of verified concurrent systems
Inria Grenoble - Rhône-Alpes, LIG - Laboratoire d'Informatique de Grenoble
Abstract : Asynchronous circuits have key advantages in terms of low energy consumption, robustness, and security. However , the absence of a global clock makes the design prone to deadlock, livelock, synchronization, and resource-sharing errors. Formal verification is thus essential for designing such circuits, but it is not widespread enough, as many hardware designers are not familiar with it and few verification tools can cope with asyn-chrony on complex designs. This paper suggests how an industrial design flow for asynchronous circuits, based upon the standard HDL SystemVerilog, can be supplemented with formal verification capabilities rooted in concurrency theory and model-checking technology. We demonstrate the practicality of our approach on an industrial asynchronous circuit (4000 lines of SystemVerilog) implementing a memory protection unit.
Complete list of metadata

Cited literature [54 references]  Display  Hide  Download
Contributor : Hubert Garavel Connect in order to contact the contributor
Submitted on : Tuesday, April 24, 2018 - 4:24:32 PM
Last modification on : Sunday, June 26, 2022 - 5:05:02 AM


Files produced by the author(s)


  • HAL Id : hal-01777093, version 1


Aymane Bouzafour, Marc Renaudin, Hubert Garavel, Radu Mateescu, Wendelin Serwe. Model-checking Synthesizable SystemVerilog Descriptions of Asynchronous Circuits. ASYNC'18 - 24th IEEE International Symposium on Asynchronous Circuits and Systems , May 2018, Vienne, Austria. ⟨hal-01777093⟩



Record views


Files downloads