Model-checking Synthesizable SystemVerilog Descriptions of Asynchronous Circuits - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2018

Model-checking Synthesizable SystemVerilog Descriptions of Asynchronous Circuits

Résumé

Asynchronous circuits have key advantages in terms of low energy consumption, robustness, and security. However , the absence of a global clock makes the design prone to deadlock, livelock, synchronization, and resource-sharing errors. Formal verification is thus essential for designing such circuits, but it is not widespread enough, as many hardware designers are not familiar with it and few verification tools can cope with asyn-chrony on complex designs. This paper suggests how an industrial design flow for asynchronous circuits, based upon the standard HDL SystemVerilog, can be supplemented with formal verification capabilities rooted in concurrency theory and model-checking technology. We demonstrate the practicality of our approach on an industrial asynchronous circuit (4000 lines of SystemVerilog) implementing a memory protection unit.
Fichier principal
Vignette du fichier
Bouzafour-Renaudin-Garavel-et-al-18.pdf (438.46 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01777093 , version 1 (24-04-2018)

Identifiants

  • HAL Id : hal-01777093 , version 1

Citer

Aymane Bouzafour, Marc Renaudin, Hubert Garavel, Radu Mateescu, Wendelin Serwe. Model-checking Synthesizable SystemVerilog Descriptions of Asynchronous Circuits. ASYNC'18 - 24th IEEE International Symposium on Asynchronous Circuits and Systems , May 2018, Vienne, Austria. ⟨hal-01777093⟩
418 Consultations
687 Téléchargements

Partager

Gmail Facebook X LinkedIn More