A. J. Martin, Compiling communicating processes into delayinsensitive VLSI circuits, Distributed Computing, pp.226-234, 1986.
DOI : 10.1007/bf01660034
URL : https://authors.library.caltech.edu/26661/2/postscript.pdf

J. T. Udding, A formal model for defining and classifying delayinsensitive circuits, Distributed Computing, pp.197-204, 1986.

A. Peeters and M. De-wit, Haste Manual, Version 3.0". Handshake Solutions, 2006.

J. L. Kessels and A. M. Peeters, The tangram framework (embedded tutorial), Proceedings of the 2001 conference on Asia South Pacific design automation , ASP-DAC '01, pp.255-260
DOI : 10.1145/370155.370339

D. Edwards and A. Bardsley, Balsa: An Asynchronous Hardware Synthesis Language, The Computer Journal, vol.45, issue.1, pp.12-18, 2002.
DOI : 10.1093/comjnl/45.1.12

M. Renaudin and A. Fonkoua, Tiempo Asynchronous Circuits System Verilog Modeling Language, 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems, pp.105-112
DOI : 10.1109/ASYNC.2012.22

A. Saifhashemi and P. A. , SystemVerilogCSP: Modeling Digital Asynchronous Circuits Using SystemVerilog Interfaces, Proc. of Communicating Process Architectures CPA 2011, pp.287-302

H. Garavel, F. Lang, R. Mateescu, and W. Serwe, CADP 2011: a toolbox for the construction and analysis of distributed processes, International Journal on Software Tools for Technology Transfer, vol.1, issue.1/2, pp.89-107, 2013.
DOI : 10.1007/s100090050009
URL : https://hal.archives-ouvertes.fr/hal-00715056

D. Champelovier, Reference Manual of the LNT to LOTOS Translator (Version 6.7), INRIA/VASY and INRIA/CONVECS, 2017.

R. Mateescu and D. Thivolle, A Model Checking Language for Concurrent Value-Passing Systems, Proc. of Formal Methods FM 2008, pp.148-164
DOI : 10.1007/978-3-540-68237-0_12
URL : https://hal.archives-ouvertes.fr/inria-00315312

R. Milner, Communication and Concurrency, 1989.

S. D. Brookes, C. A. Hoare, and A. W. Roscoe, A Theory of Communicating Sequential Processes, Journal of the ACM, vol.31, issue.3, pp.560-599, 1984.
DOI : 10.1145/828.833

H. Garavel, F. Lang, and W. Serwe, From LOTOS to LNT, LNCS, vol.118, issue.1, pp.3-26, 2017.
DOI : 10.1016/j.scico.2016.01.002
URL : https://hal.archives-ouvertes.fr/hal-01621670

H. Garavel and F. Lang, SVL: A Scripting Language for Compositional Verification, Proc. of Formal Techniques for Networked and Distributed Systems FORTE 2001, pp.377-392
DOI : 10.1007/0-306-47003-9_24
URL : https://hal.archives-ouvertes.fr/inria-00072396

A. Bouzafour, Asynchronous SystemVerilog Semantics and their translation to LNT". Tiempo internal document, 2017.

H. Garavel, G. Salaün, and W. Serwe, On the semantics of communicating hardware processes and their translation into LOTOS for the verification of asynchronous circuits with CADP, Science of Computer Programming, pp.100-127, 2009.
DOI : 10.1016/j.scico.2008.09.011
URL : https://hal.archives-ouvertes.fr/inria-00381642

Z. Manna and A. Pnueli, The Temporal Logic of Reactive and Concurrent Systems I (Specification, 1992.

H. Garavel, F. Lang, and R. Mateescu, Compositional verification of asynchronous concurrent systems using CADP, Acta Informatica, vol.56, issue.1/2, pp.337-392, 2015.
DOI : 10.1145/120807.120812
URL : https://hal.archives-ouvertes.fr/hal-01138749

R. Van-glabbeek, The Linear Time -Branching Time Spectrum I". Handbook of Process Algebra, 2001.

J. F. Groote and F. Vaandrager, An efficient algorithm for branching bisimulation and stuttering equivalence, Proc. of ICALP 1990, pp.626-638
DOI : 10.1007/BFb0032063

J. Krimm and L. Mounier, Compositional state space generation from Lotos programs, Proc. of TACAS'97, pp.239-258
DOI : 10.1007/BFb0035392

K. Masukura, M. Tomisaka, and T. Yoneda, Verification of asynchronous circuits based on zero-suppressed BDDs, Systems and Computers in Japan, pp.43-54, 2001.
DOI : 10.1002/1520-684X(200102)32:2<43::AID-SCJ5>3.0.CO;2-P

I. Poliakov, A. Mokhov, A. Rafiev, D. Sokolov, and A. Yakovlev, Automated Verification of Asynchronous Circuits Using Circuit Petri Nets, 2008 14th IEEE International Symposium on Asynchronous Circuits and Systems, pp.161-170, 2008.
DOI : 10.1109/ASYNC.2008.18

I. Blunno and L. Lavagno, Automated synthesis of micro-pipelines from behavioral Verilog HDL, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586), pp.84-92, 2000.
DOI : 10.1109/ASYNC.2000.836967

H. Park, A. He, M. Roncken, X. Song, and I. E. Sutherland, Modular Timing Constraints for Delay-Insensitive Systems, Journal of Computer Science and Technology, vol.31, issue.1, pp.77-106, 2016.
DOI : 10.1109/ICCD.2011.6081379

D. L. Dill, Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits, 1988.

G. Clark and G. Taylor, The Verification of Asynchronous Circuits using CCS, 1997.

S. X. Wang and M. Z. Kwiatkowska, On process-algebraic verification of asynchronous circuits, Sixth International Conference on Application of Concurrency to System Design (ACSD'06), pp.283-310, 2007.
DOI : 10.1109/ACSD.2006.16

M. B. Josephs, Gate-level modelling and verification of asynchronous circuits using CSPM and FDR, 13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07), pp.83-94, 2007.
DOI : 10.1109/ASYNC.2007.19

M. Yoeli and A. Ginzburg, LOTOS/CADP-based verification of asynchronous circuits, 2001.

J. He and K. J. Turner, Verifying and Testing Asynchronous Circuits Using Lotos, Proc. of of Formal Techniques for Networked and Distributed Systems FORTE, pp.267-283, 2000.
DOI : 10.1007/978-0-387-35533-7_17

A. Mokhov and A. Yakovlev, Conditional Partial Order Graphs: Model, Synthesis, and Application, IEEE Transactions on Computers, vol.59, issue.11, pp.1480-1493, 2010.
DOI : 10.1109/TC.2010.58

C. Yan, M. Greenstreet, and J. Eisinger, Formal Verification of an Arbiter Circuit, 2010 IEEE Symposium on Asynchronous Circuits and Systems, pp.165-175, 2010.
DOI : 10.1109/ASYNC.2010.25

M. Bozga, H. Jianmin, O. Maler, and S. Yovine, Verification of Asynchronous Circuits using Timed Automata, Electronic Notes in Theoretical Computer Science, vol.65, issue.6, pp.47-59, 2002.
DOI : 10.1016/S1571-0661(04)80468-7
URL : https://hal.archives-ouvertes.fr/hal-00374812

C. J. Myers, Asynchronous Circuit Design, 2004.
DOI : 10.1002/0471224146

C. Yan, F. Ouchet, L. Fesquet, and K. Morin-allory, Formal Verification of C-element Circuits, 2011 17th IEEE International Symposium on Asynchronous Circuits and Systems, pp.55-64
DOI : 10.1109/ASYNC.2011.14
URL : https://hal.archives-ouvertes.fr/hal-00624249

C. K. Chau, W. A. Hunt-jr, M. Roncken, and I. E. Sutherland, A Framework for Asynchronous Circuit Modeling and Verification in ACL2, Proc. of Haifa Verification Conference, pp.3-18, 2017.
DOI : 10.1109/ICCD.2014.6974681

P. N. Loewenstein, Formal verification of counterflow pipeline architecture, LNCS, vol.971, pp.261-276, 1995.
DOI : 10.1007/3-540-60275-5_70

Y. Peng, I. W. Jones, and M. R. Greenstreet, Finding Glitches Using Formal Methods, 2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), pp.45-46
DOI : 10.1109/ASYNC.2016.12

M. Függer, T. Nowak, and U. Schmid, Unfaithful Glitch Propagation in Existing Binary Circuit Models, IEEE Transactions on Computers, vol.65, issue.3, pp.964-978, 2016.
DOI : 10.1109/TC.2015.2435791

D. Sokolov, V. Khomenko, A. Mokhov, A. Yakovlev, and D. Lloyd, Design and Verification of Speed-Independent Multiphase Buck Controller, 2015 21st IEEE International Symposium on Asynchronous Circuits and Systems, pp.29-36
DOI : 10.1109/ASYNC.2015.14

A. Kondratyev, M. Kishinevsky, A. Taubin, J. Cortadella, and L. Lavagno, THE USE OF PETRI NETS FOR THE DESIGN AND VERIFICATION OF ASYNCHRONOUS CIRCUITS AND SYSTEMS, Journal of Circuits, Systems and Computers, vol.08, issue.01, pp.67-118, 1998.
DOI : 10.1142/S0218126698000055

J. Beaumont, A. Mokhov, D. Sokolov, and A. Yakovlev, Compositional design of asynchronous circuits from behavioural concepts, 2015 ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE), pp.118-127
DOI : 10.1109/MEMCOD.2015.7340478

V. Khomenko, A. Mokhov, D. Sokolov, and A. Yakovlev, Formal Design and Verification of an Asynchronous SRAM Controller, 2017 17th International Conference on Application of Concurrency to System Design (ACSD), pp.59-67
DOI : 10.1109/ACSD.2017.12

M. Boubekeur, D. Borrione, L. Mounier, A. Siriani, and M. Renaudin, Modeling CHP Descriptions in Labeled Transitions Systems for an Efficient Formal Validation of Asynchronous Circuit Specifications, Languages for System Specification, 2004.
DOI : 10.1007/1-4020-7991-5_18
URL : https://hal.archives-ouvertes.fr/hal-01391640

H. Zheng, E. Rodriguez, Y. Zhang, and C. J. Myers, A Compositional Minimization Approach for Large Asynchronous Design Verification, Proc. of SPIN 2012, pp.62-79
DOI : 10.1007/978-3-642-31759-0_7

X. Wang, M. Kwiatkowska, G. Theodoropoulos, and Q. Zhang, Towards a Unifying CSP approach to Hierarchical Verification of Asynchronous Hardware, Electronic Notes in Theoretical Computer Science, vol.128, issue.6, pp.231-246, 2005.
DOI : 10.1016/j.entcs.2005.04.014

H. K. Kapoor, A Process Algebraic View of Latency-Insensitive Systems, IEEE Transactions on Computers, vol.58, issue.7, pp.931-944, 2009.
DOI : 10.1109/TC.2008.214

G. Salaün, W. Serwe, Y. Thonnart, and P. Vivet, Formal Verification of CHP Specifications with CADP Illustration on an Asynchronous Network-on-Chip, 13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07), pp.73-82, 2007.
DOI : 10.1109/ASYNC.2007.18

W. Serwe, Formal Specification and Verification of Fully Asynchronous Implementations of the Data Encryption Standard, Electronic Proceedings in Theoretical Computer Science, pp.61-147, 2015.
DOI : 10.1007/11589976_17
URL : https://hal.archives-ouvertes.fr/hal-01227999

K. L. Man, C. U. Lei, H. K. Kapoor, T. Krilavicius, J. Ma et al., PAFSV: A Formal Framework for Specification and Analysis of SystemVerilog, Computing and Informatics, vol.35, pp.143-176, 2016.

D. Smith, Asynchronous Behaviors Meet Their Match with SystemVerilog Assertions, Proc. of Design and Verification Conference and Exhibition DVCon'2010, 2010.

D. Korchemny, SystemVerilog Assertions for Formal Verification, Tutorial at the 9th Haifa Verification Conference HVC'2013, 2013.

M. Renaudin, R. Wilson, and S. Engels, Clockless circuit design in FDSOI