, A Shared Memory Poetics, 2010.
, The diy7 tool suite, pp.2011-2017
, The semantics of power and ARM multiprocessor machine code, Proceedings of the 4th workshop on Declarative aspects of multicore programming, DAMP '09, pp.13-24, 2009.
DOI : 10.1145/1481839.1481842
, Don???t Sit on the Fence, Computer Aided Verification -26th International Conference, CAV 2014, Held as Part of the Vienna Summer of Logic, VSL 2014, pp.508-524, 2014.
DOI : 10.1007/978-3-319-08867-9_33
, Herding cats: Modelling, simulation , testing, and data mining for weak memory, ACM Trans. Program. Lang. Syst, vol.367, issue.2, pp.1-7
URL : https://hal.archives-ouvertes.fr/hal-01081364
, Mathematizing C++ concurrency, Proceedings of the 38th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL 2011, pp.55-66, 2011.
DOI : 10.1145/1926385.1926394
URL : http://www.cl.cam.ac.uk/%7Ess726/papers/c%2B%2B-popl11.pdf
, Foundations of the C++ concurrency memory model, Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2008, pp.68-78, 2008.
, Relaxed memory models: An operational approach, Proceedings of the 36th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, pp.392-403, 2009.
DOI : 10.1145/1594834.1480930
URL : https://hal.archives-ouvertes.fr/inria-00420352
, The complexity of verifying memory coherence and consistency, IEEE Transactions on Parallel and Distributed Systems, vol.16, issue.7, pp.663-671, 2005.
DOI : 10.1109/TPDS.2005.86
, A Certified Data Race Analysis for a Java-like Language, Theorem Proving in Higher Order Logics, 22nd International Conference, pp.212-227, 2009.
DOI : 10.1145/1146809.1146811
URL : https://hal.archives-ouvertes.fr/hal-00465547
, Program verification using Constraint Handling Rules and array constraint generalizations In Second International Workshop on Verification and Program Transformation, VPT 2014, part of the Vienna Summer of Logic 2014 and co-located with the, 26th International Conference on Computer Aided Verification, CAV 2014, pp.3-18, 2014.
, The Refined Operational Semantics of Constraint Handling Rules, Logic Programming, 20th International Conference Proceedings, pp.90-104, 2004.
DOI : 10.1007/978-3-540-27775-0_7
, Constraint Handling Rules, 2009.
, Theory and practice of Constraint Handling Rules. The Journal of Logic Programming, pp.95-138, 1998.
, Reasoning about Fences and Relaxed Atomics, 2016 24th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP), pp.520-527, 2016.
DOI : 10.1109/PDP.2016.103
URL : https://tees.openrepository.com/tees/bitstream/10149/611789/2/611789.pdf
, User-definable rule priorities for CHR, Proceedings of the 9th ACM SIGPLAN international conference on Principles and practice of declarative programming, PPDP '07, pp.25-36, 2007.
DOI : 10.1145/1273920.1273924
, How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs, IEEE Transactions on Computers, vol.28, issue.9, pp.690-691, 1979.
DOI : 10.1109/TC.1979.1675439
, The Java memory model, Proceedings of the 32nd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL 2005, pp.378-391, 2005.
, Lem: Reusable engineering of real-world semantics, Proceedings of the 19th ACM SIGPLAN international conference on Functional programming, pp.175-188, 2014.
, Reasoning about the Implementation of Concurrency Abstractions on x86-TSO, 24th European Conference on Object-Oriented Programming Proceedings, pp.478-503, 2010.
DOI : 10.1007/978-3-642-14107-2_23
, LOCKSMITH, ACM Transactions on Programming Languages and Systems, vol.33, issue.1, pp.1-3, 2011.
DOI : 10.1145/1889997.1890000
, Concurrent Constraint-Based Memory Machines: A Framework for Java Memory Models (Summary), Advances in Computer Science -ASIAN 2004 Proceedings, pp.494-508, 2004.
DOI : 10.1007/978-3-540-30502-6_36
, A theory of memory models, Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming , PPoPP '07, pp.161-172, 2007.
DOI : 10.1145/1229428.1229469
, Understanding POWER multiprocessors, Proceedings of the 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2011, pp.175-186, 2011.
DOI : 10.1145/2345156.1993520
URL : https://hal.archives-ouvertes.fr/hal-01100824
, JmmSolve: A Generative Java Memory Model Implemented in Prolog and CHR, Logic Programming, 20th International Conference Proceedings, pp.475-476, 2004.
DOI : 10.1007/978-3-540-27775-0_45
, x86-TSO, Communications of the ACM, vol.53, issue.7, pp.89-97, 2010.
DOI : 10.1145/1785414.1785443
, GPS: navigating weak memory with ghosts, protocols, and separation, Proceedings of the 2014 ACM International Conference on Object Oriented Programming Systems Languages & Applications, OOPSLA 2014, pp.691-707, 2014.
, Relaxed separation logic: a program logic for C11 concurrency, Proceedings of the 2013 ACM SIGPLAN International Conference on Object Oriented Programming Systems Languages & Applications, OOPSLA 2013, part of SPLASH 2013, pp.867-884, 2013.
, Common compiler optimisations are invalid in the C11 memory model and what we can do about it, Proceedings of the 42nd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages , POPL 2015, pp.209-220, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01089047