S. Chaudhuri, J. S. Wong, and P. Y. Cheung, Timing speculation in FPGAs: Probabilistic inference of data dependent failure rates, 2011 International Conference on Field-Programmable Technology, pp.1-8, 2011.
DOI : 10.1109/FPT.2011.6132706

K. Shi, D. Boland, and G. A. Constantinides, Accuracy-Performance Tradeoffs on an FPGA through Overclocking, 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines, pp.29-36, 2013.

D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao et al., Razor: a low-power pipeline based on circuit-level timing speculation, 22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449), p.7, 2003.
DOI : 10.1109/MICRO.2003.1253179
URL : http://www.ece.ucdavis.edu/~akella/270W05/reading/razor timing speculation.pdf

G. A. Reis, J. Chang, N. Vachharajani, R. Rangan, and D. I. , SWIFT: Software Implemented Fault Tolerance, International Symposium on Code Generation and Optimization, pp.243-254, 2005.
DOI : 10.1109/CGO.2005.34
URL : http://www-usr.inf.ufsm.br/~tjader/teste.pdf

H. Nakahara and T. Sasao, A deep convolutional neural network based on nested residue number system, 2015 25th International Conference on Field Programmable Logic and Applications (FPL), pp.1-6, 2015.
DOI : 10.1109/FPL.2015.7293933

K. Huang and J. A. Abraham, Algorithm-Based Fault Tolerance for Matrix Operations, Ieee transactions on computers, pp.518-528, 1984.

Z. Chen, Online-ABFT: An Online Algorithm Based Fault Tolerance Scheme for Soft Error Detection in Iterative Methods, Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, ser. PPoPP '13, pp.167-176, 2013.

P. Du, A. Bouteiller, G. Bosilca, T. Herault, and J. Dongarra, Algorithm-based Fault Tolerance for Dense Matrix Factorizations, Proceedings of the 17th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, ser. PPoPP '12, pp.225-234, 2012.
DOI : 10.1145/2145816.2145845
URL : http://icl.cs.utk.edu/news_pub/submissions/lawn253.pdf

C. Farabet, B. Martini, P. Akselrod, S. Talay, Y. Lecun et al., Hardware accelerated convolutional neural networks for synthetic vision systems, Proceedings of 2010 IEEE International Symposium on Circuits and Systems, pp.257-260, 2010.
DOI : 10.1109/ISCAS.2010.5537908
URL : http://yann.lecun.com/exdb/publis/pdf/farabet-iscas-10.pdf

N. Suda, V. Chandra, G. Dasika, A. Mohanty, Y. Ma et al., Throughput-Optimized OpenCL-based FPGA Accelerator for Large-Scale Convolutional Neural Networks, Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA '16, pp.16-25, 2016.
DOI : 10.1145/2664666.2664670

M. Sankaradas, V. Jakkula, S. Cadambi, S. Chakradhar, I. Durdanovic et al., A Massively Parallel Coprocessor for Convolutional Neural Networks, 2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors, pp.53-60, 2009.
DOI : 10.1109/ASAP.2009.25

U. Aydonat, S. O. Connell, D. Capalija, A. C. Ling, and G. R. Chiu, An OpenCL??? Deep Learning Accelerator on Arria 10, Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA '17, pp.55-64, 2017.
DOI : 10.1145/2684746.2689060
URL : http://arxiv.org/pdf/1701.03534

C. Zhang, P. Li, G. Sun, Y. Guan, B. Xiao et al., Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks, Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA '15, pp.161-170, 2015.
DOI : 10.1145/1498765.1498785

A. Krizhevsky, I. Sutskever, and G. E. Hinton, ImageNet classification with deep convolutional neural networks, Advances in Neural Information Processing Systems 25, pp.1097-1105, 2012.
DOI : 10.1162/neco.2009.10-08-881
URL : http://dl.acm.org/ft_gateway.cfm?id=3065386&type=pdf

A. Roy-chowdhury, N. Bellas, and P. Banerjee, Algorithm-based error-detection schemes for iterative solution of partial differential equations, IEEE Transactions on Computers, vol.45, issue.4, pp.394-407, 1996.
DOI : 10.1109/12.494098

G. Bosilca, A. Bouteiller, T. Herault, Y. Robert, and J. Dongarra, Composing resilience techniques: ABFT, periodic and incremental checkpointing, International Journal of Networking and Computing, vol.5, issue.1, pp.2-25, 2015.
DOI : 10.15803/ijnc.5.1_2
URL : https://hal.archives-ouvertes.fr/hal-01091930

J. Qiu, J. Wang, S. Yao, K. Guo, B. Li et al., Going Deeper with Embedded FPGA Platform for Convolutional Neural Network, Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA '16, pp.26-35, 2016.
DOI : 10.1109/92.784091

R. Ragavan, C. Killian, and O. Sentieys, Adaptive Overclocking and Error Correction Based on Dynamic Speculation Window, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp.325-330, 2016.
DOI : 10.1109/ISVLSI.2016.13
URL : https://hal.archives-ouvertes.fr/hal-01416945

A. Brant, A. Abdelhadi, D. H. Sim, S. L. Tang, M. X. Yue et al., Safe Overclocking of Tightly Coupled CGRAs and Processor Arrays using Razor, 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines, pp.37-44, 2013.
DOI : 10.1109/FCCM.2013.63
URL : http://www.ece.ubc.ca/~lemieux/publications/brant-fccm2013.pdf

S. J. Piestrak and P. Patronik, Design of Fault-Secure Transposed FIR Filters Protected Using Residue Codes, 2014 17th Euromicro Conference on Digital System Design, pp.575-582, 2014.
DOI : 10.1109/DSD.2014.110