N. Goulding-hotta, J. Sampson, G. Venkatesh, S. Garcia, J. Auricchio et al., The GreenDroid Mobile Application Processor: An Architecture for Silicon's Dark Future, IEEE Micro, vol.31, issue.2, pp.86-95, 2011.
DOI : 10.1109/MM.2011.18

P. Yongjun, J. Park, and S. Mahlke, Efficient performance scaling of future CGRAs for mobile applications, International Conference on Field-Programmable Technology (FPT), pp.335-342, 2012.

F. Hannig, M. Schmid, V. Lari, S. Boppu, and J. Teich, System integration of tightlycoupled processor arrays using reconfigurable buffer structures, Proceedings of the ACM International Conference on Computing Frontiers (CF, 2013.

V. Baumgarte, G. Ehlers, F. May, A. Nückel, M. Vorbach et al., PACT XPP ? a self-reconfigurable data processing architecture, The Journal of Supercomputing, vol.26, issue.2, pp.167-184, 2003.
DOI : 10.1023/A:1024499601571

F. Bouwens, M. Berekovic, B. D. Sutter, and G. Gaydadjiev, Architecture Enhancements for the ADRES Coarse-Grained Reconfigurable Array, Proceedings of the International Conference on High Performance Embedded Architectures and Compilers, pp.66-81, 2008.
DOI : 10.1007/978-3-540-77560-7_6

M. Schmidt, M. Reichenbach, and D. Fey, A Generic VHDL Template for 2D Stencil Code Applications on FPGAs, 2012 IEEE 15th International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops, pp.180-187, 2012.
DOI : 10.1109/ISORCW.2012.39

X. Liang, J. Jean, and K. Tomko, Data buffering and allocation in mapping generalized template matching on reconfigurable systems, The Journal of Supercomputing, vol.19, issue.1, pp.77-91, 2001.
DOI : 10.1023/A:1011196613858

Z. Guo, B. Buyukkurt, and W. Najjar, Input data reuse in compiling window operations onto reconfigurable hardware, Proceedings of the 2004 ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES). ACM, pp.249-256, 2004.
DOI : 10.1145/998300.997199
URL : http://www.cs.ucr.edu/~zguo/papers/lctes2004.pdf

F. Hannig, H. Ruckdeschel, H. Dutta, and J. Teich, PARO: Synthesis of Hardware Accelerators for Multi-dimensional Dataflow-Intensive Applications, Proceedings of the Fourth International Workshop on Applied Reconfigurable Computing (ARC), ser. Lecture Notes in Computer Science (LNCS), pp.287-293, 2008.
DOI : 10.1007/978-3-540-78610-8_30

F. Hannig, V. Lari, S. Boppu, A. Tanase, and O. Reiche, Invasive Tightly-Coupled Processor Arrays, ACM Transactions on Embedded Computing Systems, vol.13, issue.4s, pp.1-13329, 2014.
DOI : 10.1007/978-1-4615-4337-4

D. Kissler, A. Strawetz, F. Hannig, and J. Teich, Power-Efficient Reconfiguration Control in Coarse-Grained Dynamically Reconfigurable Architectures, Journal of Low Power Electronics, vol.5, issue.1, pp.96-105, 2009.
DOI : 10.1166/jolpe.2009.1008
URL : http://www12.informatik.uni-erlangen.de/publications/pub2008/ksht08.pdf

D. Kissler, F. Hannig, A. Kupriyanov, and J. Teich, A highly parameterizable parallel processor array architecture, 2006 IEEE International Conference on Field Programmable Technology, pp.105-112, 2006.
DOI : 10.1109/FPT.2006.270293
URL : http://www12.informatik.uni-erlangen.de/publications/pub2006/KHKT06c.pdf

J. Teich, A compiler for application specific processor arrays, ser. Reihe Elektrotechnik. Shaker Available: https, 1993.

J. Teich, L. Thiele, and L. Zhang, Scheduling of partitioned regular algorithms on processor arrays with constrained resources, Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96, pp.131-144542808, 1996.
DOI : 10.1109/ASAP.1996.542808

F. Hannig, H. Dutta, and J. Teich, Mapping a class of dependence algorithms to coarse-grained reconfigurable arrays: architectural parameters and methodology, International Journal of Embedded Systems, vol.2, issue.1/2, pp.114-127, 2006.
DOI : 10.1504/IJES.2006.010170

J. Teich, Invasive Algorithms and Architectures, it -Information Technology, vol.50, issue.5, pp.300-310, 2008.
DOI : 10.1524/itit.2008.0499