L. Cai, A. Gerstlauer, and D. Gajski, Retargetable profiling for rapid, early system-level design space exploration, Proceedings of the 41st annual conference on Design automation , DAC '04, pp.1-58113, 2004.
DOI : 10.1145/996566.996651

M. Lattuada and F. Ferrandi, Performance modeling of embedded applications with zero architectural knowledge, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, CODES/ISSS '10, pp.277-286, 2010.
DOI : 10.1145/1878961.1879010

Z. Wang and A. Herkersdorf, An efficient approach for system-level timing simulation of compiler-optimized embedded software, Proceedings of the 46th Annual Design Automation Conference on ZZZ, DAC '09, pp.220-225, 2009.
DOI : 10.1145/1629911.1629973

Y. Lin, A. , S. Lam, and T. Srikanthan, Compiler-assisted technique for rapid performance estimation of FPGA-based processors, IEEE International SOC Conference (SOCC), pp.341-346, 2011.

M. Oyamada, F. R. Wagner, M. Bonaciu, W. Cesario, and A. Jerraya, Software Performance Estimation in MPSoC Design, 2007 Asia and South Pacific Design Automation Conference, pp.1-4244
DOI : 10.1109/ASPDAC.2007.357789
URL : https://hal.archives-ouvertes.fr/hal-00156032

L. Gao, K. Karuri, S. Kraemer, R. Leupers, G. Ascheid et al., Multiprocessor performance estimation using hybrid simulation, Proceedings of the 45th annual conference on Design automation, DAC '08, pp.325-330, 2008.
DOI : 10.1145/1391469.1391552

Y. Hwang, S. Abdi, and D. Gajski, Cycle-approximate Retargetable Performance Estimation at the Transaction Level, Design, Automation and Test in Europe, pp.3-8, 2008.

H. Javaid, A. Janapsatya, M. S. Haque, and S. Parameswaran, Rapid runtime estimation methods for pipelined MPSoCs. Design, Automation Test in Europe Conference Exhibition, pp.363-368, 2010.

S. Stattelmann, O. Bringmann, and W. Rosenstiel, Fast and accurate source-level simulation of software timing considering complex code optimizations, Proceedings of the 48th Design Automation Conference on, DAC '11, pp.48-486, 2011.
DOI : 10.1145/2024724.2024838

S. Mohanty and V. K. Prasanna, Rapid system-level performance evaluation and optimization for application mapping onto SoC architectures, 15th Annual IEEE International ASIC/SOC Conference, pp.160-167, 2002.
DOI : 10.1109/ASIC.2002.1158049

, Samsung Electronics. 32 bit CMOS Microcontroller User's Manual, 2004.

M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge et al., MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Fourth Annual IEEE International Workshop on Workload Characterization. WWC-4 (Cat. No.01EX538), pp.3-14, 2001.
DOI : 10.1109/WWC.2001.990739

V. Zivojnovic, J. Martinez, C. Schlager, and H. Meyr, DSPstone: A DSP-Oriented Benchmarking Methodology, The International Conference on Signal Processing Applications and Technology, pp.715-720, 1994.

, Analog Devices. Blackfin Embedded Processor. ADSP-BF527, 2013

E. Eide and J. Regehr, Volatiles Are Miscompiled, and What to Do about It. EMSOFT, 2008.

J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper, The Malardalen WCET Benchmarks ? Past, Present and Future. WCET2010, pp.137-147, 2010.

T. Achterberg, Mathematical Programming Computation SCIP: Solving Constraint Integer Programs, pp.1-41, 2009.