S. P. Muralidhara, L. Subramanian, O. Mutlu, M. Kandemir, and T. Moscibroda, Reducing memory interference in multicore systems via application-aware memory channel partitioning, Proc. 44th

, IEEE/ACM Int. Sym. Microarchitecture, ser. MICRO-44, pp.374-385, 2011.

D. Lo, L. Cheng, R. Govindaraju, P. Ranganathan, and C. Kozyrakis, Improving resource efficiency at scale with Heracles, ACM Transactions on Computer Systems (TOCS), vol.34, issue.2, 2016.

E. Strohmaier, The top500 benchmark, 2017.

P. Computing, Zettascaler-2.0 configurable liquid immersion cooling system, 2017.

J. Leverich and C. Kozyrakis, Reconciling high server utilization and sub-millisecond quality-of-service, 9th European Conf. on Computer Systems, 2014.

S. Zhuravlev, S. Blagodurov, and A. Fedorova, Addressing shared resource contention in multicore processors via scheduling, ACM Sigplan Notices, vol.45, issue.3, pp.129-142, 2010.

Y. Zhang, M. A. Laurenzano, J. Mars, and L. Tang, Smite: Precise QOS prediction on real-system SMT processors to improve utilization in warehouse scale computers, Proc. of the 47th Int. Symp. on Microarchitecture, pp.406-418, 2014.

B. D. Bui, M. Caccamo, L. Sha, and J. Martinez, Impact of cache partitioning on multi-tasking real time embedded systems, 4th IEEE Int. Conf. on Embedded and Real-Time Computing Systems and Applications, pp.101-110, 2008.

K. Tian, Y. Jiang, and X. Shen, A study on optimally co-scheduling jobs of different lengths on chip multiprocessors, Proc. 6th ACM Conf. Computing Frontiers, ser. CF '09, pp.41-50, 2009.

K. T. Nguyen, Introduction to Cache Allocation Technology in the Intel R Xeon R Processor E5 v4 Family, 2016.

C. Sewell, Large-scale compute-intensive analysis via a combined in-situ and co-scheduling workflow approach, Proc. of the Int. Conf. for High Perf. Computing, Networking, Storage and Analysis, SC'15, 2015.

A. C. Bauer, H. Abbasi, J. Ahrens, H. Childs, B. Geveci et al., In situ methods, infrastructures, and applications on high performance computing platforms, Computer Graphics Forum, vol.35, pp.577-597, 2016.

P. Malakar, V. Vishwanath, T. Munson, C. Knight, M. Hereld et al., Optimal scheduling of in-situ analysis for large-scale scientific simulations, Proc. of the Int. Conf. for High Performance Computing, Networking, Storage and Analysis, SC'15, 2015.

M. Dreher and B. Raffin, A Flexible Framework for Asynchronous In Situ and In Transit Analytics for Scientific Simulations, 14th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing, 2014.
URL : https://hal.archives-ouvertes.fr/hal-00941413

S. Bao, Y. Huo, P. Parvathaneni, A. J. Plassard, C. Bermudez et al., A data colocation grid framework for big data medical image processing-backend design, 2017.

S. Zhuravlev, J. C. Saez, S. Blagodurov, A. Fedorova, and M. Prieto, Survey of scheduling techniques for addressing shared resources in multicore processors, ACM Computing Surveys (CSUR), vol.45, issue.1, p.4, 2012.

S. Kim, D. Chandra, and Y. Solihin, Fair cache sharing and partitioning in a chip multiprocessor architecture, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, pp.111-122, 2004.

M. K. Qureshi and Y. N. Patt, Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches, Microarchitecture, 2006. MICRO-39. 39th Annual IEEE/ACM International Symposium on, pp.423-432, 2006.
DOI : 10.1109/micro.2006.49

URL : http://www.ece.utexas.edu/~qk/papers/util.pdf

K. J. Nesbit, J. Laudon, and J. E. Smith, Virtual private caches, ACM SIGARCH Computer Architecture News, vol.35, issue.2, pp.57-68, 2007.
DOI : 10.1145/1250662.1250671

G. Taylor, P. Davies, and M. Farmwald, The tlb slice-a low-cost highspeed address translation mechanism, Computer Architecture, 1990. Proceedings., 17th Annual International Symposium on, pp.355-363, 1990.
DOI : 10.1109/isca.1990.134546

D. Tam, R. Azimi, L. Soares, and M. Stumm, Managing shared l2 caches on multicore systems in software, Workshop on the Interaction between Operating Systems and Computer Architecture, pp.26-33, 2007.

J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang et al., Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems, High Performance Computer Architecture, pp.367-378, 2008.

N. Guan, M. Stigge, W. Yi, and G. Yu, Cache-aware scheduling and analysis for multicores, Proc. 7th ACM Int. Conf. Embedded Software, ser. EMSOFT '09, pp.245-254, 2009.
DOI : 10.1145/1629335.1629369

URL : http://user.it.uu.se/~yi/pdf-files/emsoft09-yi.pdf

A. Hartstein, V. Srinivasan, T. Puzak, and P. Emma, On the nature of cache miss behavior: Is it ? 2, The Journal of Instruction-Level Parallelism, vol.10, pp.1-22, 2008.

G. Aupy, A. Benoit, S. Dai, L. Pottier, P. Raghavan et al., Co-scheduling Amdahl applications on cachepartitioned systems, The Int. Journal of High Performance Computing Applications, vol.32, issue.1, pp.123-138, 2018.
DOI : 10.1177/1094342017710806

URL : https://hal.archives-ouvertes.fr/hal-01461157

G. , The validity of the single processor approach to achieving large scale computing capabilities, AFIPS Conference Proceedings, pp.483-485, 1967.

A. Krishna, A. Samih, and Y. Solihin, Data sharing in multi-threaded applications and its impact on chip design, Int. Symp. Performance Analysis of Systems and Software (ISPASS), pp.125-134, 2012.

B. M. Rogers, A. Krishna, G. B. Bell, K. Vu, X. Jiang et al., Scaling the bandwidth wall: challenges in and avenues for CMP scaling, ACM SIGARCH Computer Architecture News, vol.37, issue.3, pp.371-382, 2009.

S. Browne, J. Dongarra, N. Garner, G. Ho, and P. Mucci, A portable programming interface for performance evaluation on modern processors, The international journal of high performance computing applications, vol.14, issue.3, pp.189-204, 2000.

D. H. Bailey, The NAS Parallel Benchmarks-Summary and Preliminary Results, Proc. of the 1991 ACM/IEEE Conf. on Supercomputing, 1991.

G. Aupy, A. Benoit, B. Goglin, L. Pottier, and Y. Robert, Co-scheduling HPC workloads on cache-partitioned CMP platforms, INRIA, Res. rep. RR-9154, 2018.
URL : https://hal.archives-ouvertes.fr/hal-02093172

N. J. Gunther, Guerrilla capacity planning-a tactical approach to planning for highly scalable applications and services, 2007.