D. R. Kaeli and P. G. Emma, Branch history table prediction of moving target branches due to subroutine returns, Proceedings of the International Symposium on Computer Architecture, pp.34-42, 1991.
DOI : 10.1145/115952.115957

J. E. Smith, A study of branch prediction strategies, Proceedings of the International Symposium on Computer Architecture, pp.135-148, 1981.
DOI : 10.1145/285930.285980

URL : http://clue.eng.iastate.edu/~zzhang/courses/cpre585-f03/reading/smith-isca81-bpred.pdf

P. Chang, E. Hao, and Y. Patt, Target prediction for indirect jumps, Proceedings of the Annual International Symposium on Computer Architecture, pp.274-283, 1997.
DOI : 10.1145/384286.264209

J. K. Lee and A. J. Smith, Branch prediction strategies and branch target buffer design, IEEE Comput. Mag, pp.6-22, 1984.
DOI : 10.1109/mc.1984.1658927

T. Yeh and Y. Patt, Alternative implementations of two-level adaptive branch prediction, Proceedings of the Annual International Symposium on Computer Architecture, pp.124-134, 1992.

T. Yeh and Y. N. Patt, Two-level adaptive training branch prediction, Proceedings of the international symposium on Microarchitecture, pp.51-61, 1991.
DOI : 10.1145/123465.123475

D. Jiménez, Fast path-based neural branch prediction, Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003.

D. Jiménez, Piecewise linear branch prediction, Proceedings of the 32nd Annual International Symposium on Computer Architecture, 2005.

A. Seznec, J. S. Miguel, and J. Albericio, The inner most loop iteration counter: a new dimension in branch history, Proceedings of the 48th International Symposium on Microarchitecture, pp.347-357, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01208347

S. Mcfarling, Combining branch predictors, TN 36, DEC WRL, 1993.

D. A. Jiménez, S. W. Keckler, and C. Lin, The impact of delay on the design of branch predictors, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, pp.67-76, 2000.

S. Pan, K. So, and J. T. Rahmen, Improving the accuracy of dynamic branch prediction using branch correlation, International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 1992.
DOI : 10.1145/143365.143490

I. K. Chen, J. T. Coffey, and T. N. Mudge, Analysis of branch prediction via data compression, Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS VII, 1996.
DOI : 10.1145/248208.237171

URL : http://cardit.et.tudelft.nl/~heco/lit/chen96.ps.gz

A. Seznec, Analysis of the o-geometric history length branch predictor, Proceedings of the International Symposium on Computer Architecture, pp.394-405, 2005.
DOI : 10.1145/1080695.1070003

URL : http://courses.engr.illinois.edu/ece512/Papers/Seznec.2005.ISCA.pdf

A. N. Eden and T. Mudge, The yags branch prediction scheme, Proceedings of the international symposium on Microarchitecture, pp.69-77, 1998.
DOI : 10.1109/micro.1998.742770

URL : http://www.cs.berkeley.edu/~kubitron/courses/cs252-F99/handouts/papers/mudge_yags.pdf

A. Seznec and P. Michaud, A case for (partially) tagged geometric history length branch prediction, Journal of Instruction Level Parallelism, vol.8, pp.1-23, 2006.

A. Seznec, S. Felix, V. Krishnan, and Y. Sazeides, Design tradeoffs for the alpha EV8 conditional branch predictor, Proceedings of the International Symposium on Computer Architecture, pp.295-306, 2002.
DOI : 10.1145/545214.545249

URL : http://courses.ece.uiuc.edu/ece512/papers/seznec.2002.isca.pdf

D. A. Jiménez and C. Lin, Dynamic branch prediction with perceptrons, Proceedings of the International Symposium on High-Performance Computer Architecture, pp.197-206, 2001.

A. Seznec, A new case for the tage branch predictor, Proceedings of International Symposium on Microarchitecture, pp.117-127, 2011.
DOI : 10.1145/2155620.2155635

URL : https://hal.archives-ouvertes.fr/hal-00639193

K. Skadron, P. S. Ahuja, M. Martonosi, and D. W. Clark, Improving prediction for procedure returns with return-address-stack repair mechanisms, Proceedings of the International Symposium on Microarchitecture, pp.259-271, 1998.
DOI : 10.1109/micro.1998.742787

URL : http://www.ee.princeton.edu/~mrm/papers/micro31_retstack.ps