Supercomputing with Commodity CPUs: Are Mobile SoCs Ready for HPC, Proc. Int'l Conf. on High Performance Computing, Networking, Storage and Analysis, vol.40, p.12, 2013. ,
DOI : 10.1145/2503210.2503281
AutoTuning and Adaptivity appRoach for Energy efficient eXascale HPC systems: the ANTAREX Approach, Design, Automation, and Test in Europe, 2016. ,
DOI : 10.3850/9783981537079_1012
URL : https://hal.archives-ouvertes.fr/hal-01235741
The ANTAREX approach to autotuning and adaptivity for energy efficient HPC systems, 2016 ACM Int'l Conf on Computing Frontiers, pp.288-293, 2016. ,
DOI : 10.1145/2903150.2903470
URL : https://hal.archives-ouvertes.fr/hal-01341826
, SAMOS 2017-Int'l Conf on Embedded Computer Systems: Architecture, Modeling and Simulation, 2017.
LARA: An Aspect-oriented Programming Language for Embedded Systems, Proc. 11th Annual Int'l Conf. on Aspect-oriented Software Development, pp.179-190, 2012. ,
Performance-driven instrumentation and mapping strategies using the LARA aspect-oriented programming approach, Software: Practice and Experience, 2014. ,
DOI : 10.1002/spe.2301
Using architecture models for runtime adaptability, IEEE Softw, vol.23, issue.2, pp.62-70, 2006. ,
DOI : 10.1109/ms.2006.61
Aspect-oriented Programming, ECOOP'97-Object-Oriented Programming, ser. LNCS, vol.1241, pp.220-242, 1997. ,
Aspect-oriented Programming: Introduction, Commun ACM, vol.44, issue.10, pp.29-32, 2001. ,
DOI : 10.1145/383845.383853
AspectC++: An Aspect-oriented Extension to the C++ Programming Language, Proc. 40th Int'l Conf on Tools Pacific: Objects for Internet, Mobile and Embedded Applications, pp.53-60, 2002. ,
Controlling a complete hardware synthesis toolchain with LARA aspects, Microprocessors and Microsystems, vol.37, issue.8, pp.1073-1089, 2013. ,
DOI : 10.1016/j.micpro.2013.06.001
Use of Previously Acquired Positioning of Optimizations for Phase Ordering Exploration, Proc. of Int'l Workshop on Software and Compilers for Embedded Systems, pp.58-67, 2015. ,
Aspect-driven mixed-precision tuning targeting gpus, PARMA-DITAM '18, 2018. ,
DOI : 10.1145/3183767.3183776
Implications of Reduced-Precision Computations in HPC: Performance, Energy and Error, Int'l Conf on Parallel Computing (ParCo), 2017. ,
URL : https://hal.archives-ouvertes.fr/hal-01633790
libVersioningCompiler: An easy-to-use library for dynamic generation and invocation of multiple code versions, SoftwareX, vol.7, pp.95-100, 2018. ,
Evaluating iterative optimization across 1000 datasets, Proc 31st ACM SIGPLAN Conf on Programming Language Design and Implementation, pp.448-459, 2010. ,
DOI : 10.1145/1806596.1806647
URL : http://users.elis.ugent.be/%7Eleeckhou/papers/pldi10.pdf
Continuous learning of compiler heuristics, ACM Trans. Archit. Code Optim, vol.9, issue.4, pp.1-46, 2013. ,
DOI : 10.1145/2400682.2400705
Cobayn: Compiler autotuning framework using bayesian networks, ACM Trans. Archit. Code Optim, vol.13, issue.2, pp.1-21, 2016. ,
Micomp: Mitigating the compiler phase-ordering problem using optimization sub-sequences and machine learning, ACM Trans. Archit. Code Optim, vol.14, issue.3, pp.1-29, 2017. ,
Compile-Time Function Memoization, 26th International Conference on Compiler Construction, 2017. ,
DOI : 10.1145/3033019.3033024
URL : https://hal.archives-ouvertes.fr/hal-01423811
Intercepting Functions for Memoization: A Case Study Using Transcendental Functions, ACM Trans. Archit. Code Optim, vol.12, issue.2, p.23, 2015. ,
URL : https://hal.archives-ouvertes.fr/hal-01178085
Application autotuning to support runtime adaptivity in multicore architectures, Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), 2015 Int'l Conf on, pp.173-180, 2015. ,
Engineering Self-Adaptive Systems through Feedback Loops, pp.48-70, 2009. ,
Socrates-a seamless online compiler and system runtime autotuning framework for energy-aware applications, Proc. of Design Automation and Test in Europe (DATE18), pp.1149-1152, 2018. ,
Continuous learning of hpc infrastructure models using big data analytics and in-memory processing tools, Design, Automation Test in Europe Conference Exhibition, pp.1038-1043, 2017. ,
Rapl: Memory power estimation and capping, 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), pp.189-194, 2010. ,
Benefits in relaxing the power capping constraint, ANDARE '17, vol.3, pp.1-3, 2017. ,
Self-aware thermal management for high performance computing processors, IEEE Design & Test, 2017. ,
Prediction horizon vs. efficiency of optimal dynamic thermal control policies in hpc nodes, 2017 IFIP/IEEE Int'l Conf on Very Large Scale Integration (VLSI-SoC), pp.1-6, 2017. ,
Expressing and applying c++ code transformations for the hdf5 api through a dsl, IFIP Int'l Conf on Computer Information Systems and Industrial Management, pp.303-314, 2017. ,
URL : https://hal.archives-ouvertes.fr/hal-01656228
Performance evaluation of probabilistic time-dependent travel time computation, IFIP Int'l Conf on Computer Information Systems and Industrial Management, pp.377-388, 2016. ,
URL : https://hal.archives-ouvertes.fr/hal-01637471
Server-side navigation service benchmarking tool, Litostrojska cesta, vol.54, 2017. ,