C. Tirumurti, S. Kundu, S. Sur-kolay, and Y. Chang, A modeling approach for addressing power supply switching noise related failures of integrated circuits, DATE, vol.2, pp.1078-1083, 2004.

M. Saint-laurent and M. Swaminathan, Impact of power-supply noise on timing in high-frequency microprocessors, IEEE ADVP, vol.27, issue.1, pp.135-144, 2004.

K. Bowman, C. Tokunaga, J. Tschanz, A. Raychowdhury, M. Khellah et al., Dynamic variation monitor for measuring the impact of voltage droops on microprocessor clock frequency, CICC, pp.1-4, 2010.

J. Tschanz, N. S. Kim, S. Dighe, J. Howard, G. Ruhl et al., Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging, ISCC, pp.292-604, 2007.

S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi et al., Parameter variations and impact on circuits and microarchitecture, DAC, pp.338-342, 2003.

N. Kurd, P. Mosalikanti, M. Neidengard, J. Douglas, and R. Kumar, Next generation intel core micro-architecture (nehalem) clocking, IEEE SSC, vol.44, issue.4, pp.1121-1129, 2009.

D. Jiao, J. Gu, and C. H. Kim, Circuit design and modeling techniques for enhancing the clock-data compensation effect under resonant supply noise, IEEE SSC, vol.45, issue.10, pp.2130-2141, 2010.

A. Muhtaroglu, G. Taylor, and T. Rahal-arabi, On-die droop detector for analog sensing of power supply noise, IEEE SSC, vol.39, issue.4, pp.651-660, 2004.

N. Andrikos, L. Lavagno, D. Pandini, and C. P. Sotiriou, A fullyautomated desynchronization flow for synchronous circuits, DAC, pp.982-985, 2007.

J. Carmona, J. Cortadella, M. Kishinevsky, and A. Taubin, Elastic circuits, IEEE CAD, vol.28, issue.10, pp.1437-1455, 2009.

J. Cortadella, M. Lupon, A. Moreno, A. Roca, and S. S. Sapatnekar, Ring oscillator clocks and margins, Asynchronous Circuits and Systems (ASYNC), pp.19-26, 2016.

T. Fischer, J. Desai, B. Doyle, S. Naffziger, and B. Patella, A 90nm variable frequency clock system for a power-managed itanium architecture processor, IEEE SSC, vol.41, issue.1, pp.218-228, 2006.

C. R. Lefurgy, A. J. Drake, M. S. Floyd, M. S. Allen-ware, B. Brock et al., Active management of timing guardband to save energy in POWER7, MICRO-44, pp.1-11, 2011.

K. A. Bowman, C. Tokunaga, T. Karnik, V. K. De, and J. W. Tschanz, A 22 nm all-digital dynamically adaptive clock distribution for supply voltage droop tolerance, IEEE SSC, vol.48, issue.4, pp.907-916, 2013.

K. Wilcox, R. Cole, H. R. Iii, K. Gillespie, A. Grenat et al., Steamroller module and adaptive clocking system in 28 nm cmos, IEEE Journal of Solid-State Circuits, vol.50, issue.1, pp.24-34, 2015.

S. Friedrichs, M. Függer, and C. Lenzen, Metastability-containing circuits, IEEE Transactions on Computers, 2018.
URL : https://hal.archives-ouvertes.fr/hal-01936292

D. J. Kinniment, A. Bystrov, and A. V. Yakovlev, Synchronization circuit performance, IEEE SSC, vol.37, issue.2, pp.202-209, 2002.

D. J. Kinniment, Synchronization and arbitration in digital systems, 2008.