Pluto+: Near-complete modeling of affine transformations for parallelism and locality, SIGPLAN Notices, vol.50, issue.8, pp.54-64, 2015. ,
Finding quadratic schedules for affine recurrence equations via nonsmooth optimization, Journal of VLSI Signal Processing Systems, vol.25, issue.3, pp.235-260, 2000. ,
Bee+Cl@k: An implementation of lattice-based array contraction in the source-to-source translator Rose, ACM Conf. on Languages, Compilers, and Tools for Embedded Systems (LCTES'07), 2007. ,
Data-aware Process Networks, 2015. ,
URL : https://hal.archives-ouvertes.fr/hal-01158726
Parallelizing Compiler Techniques Based on Linear Inequalities, 1997. ,
Tiling stencil computations to maximize parallelism, Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, SC '12, pp.1-11, 2012. ,
Parameterized tiling revisited, Proceedings of the 8th Annual IEEE/ACM Iooss & Alias & Rajopadhye International Symposium on Code Generation and Optimization, CGO '10, pp.200-209, 2010. ,
Code generation in the polyhedral model is easier than you think, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, pp.7-16, 2004. ,
URL : https://hal.archives-ouvertes.fr/hal-00017260
Code generation in the polyhedral model is easier than you think, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, PACT '04, pp.7-16, 2004. ,
URL : https://hal.archives-ouvertes.fr/hal-00017260
A practical automatic polyhedral parallelizer and locality optimizer, Proceedings of the 29th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI '08, pp.101-113, 2008. ,
A design methodology for fixed-size systolic arrays, Proceedings of the International Conference on, pp.591-602, 1990. ,
Regular partitioning for synthesizing fixed-size systolic arrays, INTEGRATION, the VLSI journal, vol.12, issue.3, pp.293-304, 1991. ,
Lattice-based memory allocation, Proceedings of the 2003 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES '03, pp.298-308, 2003. ,
URL : https://hal.archives-ouvertes.fr/hal-02101912
Dataflow analysis of array and scalar references, International Journal of Parallel Programming, vol.20, issue.1, pp.23-53, 1991. ,
Some efficient solutions to the affine scheduling problem: I. one-dimensional time, International Journal of Parallel Programming, vol.21, issue.5, pp.313-348, 1992. ,
Some efficient solutions to the affine scheduling problem. part ii. multidimensional time, International Journal of Parallel Programming, vol.21, issue.6, pp.389-420, 1992. ,
The power of polynomials, 5th International Workshop on Polyhedral Compilation Techniques (IMPACT'15), pp.1-5, 2015. ,
URL : https://hal.archives-ouvertes.fr/hal-01094787
Fftw: An adaptive software architecture for the fft, Proceedings of the 1998 IEEE International Conference on, vol.3, pp.1381-1384, 1998. ,
Hybrid hexagonal/classical tiling for GPUs, Proceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization, CGO '14, pp.66-75, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-00911177
Armin Größlinger, and LouisNoël Pouchet. Polly-polyhedral optimization in LLVM, 1st International Workshop on Polyhedral Compilation Techniques (IMPACT), pp.1-6, 2011. ,
Introducing non-linear parameters to the polyhedron model, 2004. ,
Dyntile: Parametric tiled loop generation for parallel execution on multicore processors, International Symposium on Parallel Distributed Processing (IPDPS), pp.1-12, 2010. ,
Parametric multi-level tiling of imperfectly nested loops, Proceedings of the 23rd International Conference on Supercomputing, ICS '09, pp.147-157, 2009. ,
URL : https://hal.archives-ouvertes.fr/hal-00645328
Supernode partitioning, Proceedings of the 15th ACM SIGPLANSIGACT Symposium on Principles of Programming Languages, POPL'88, pp.319-329, 1988. ,
Efficient tiled loop generation: D-tiling, Proceedings of the 22Nd International Conference on Languages and Compilers for Parallel Computing, LCPC'09, pp.293-307, 2010. ,
Parameterized tiling for imperfectly nested loops, 2009. ,
Multi-level tiling: M for the price of one, Proceedings of the ACM/IEEE Conference on High Performance Networking and Computing, p.51, 2007. ,
Compiler/runtime framework for dynamic dataflow parallelization of tiled programs, ACM Transactions on Architecture and Code Optimization, vol.11, issue.4, 2015. ,
Effective automatic parallelization of stencil computations. SIGPLAN conference of Programing Language Design and Implementation, vol.42, pp.235-244, 2007. ,
The cache performance and optimizations of blocked algorithms, In ACM SIGARCH Computer Architecture News, vol.19, pp.63-74, 1991. ,
The ALPHA language and its use for the design of systolic arrays, Journal of VLSI Signal Processing, vol.3, issue.3, pp.173-182, 1991. ,
ALPHA: un langage équationnel pour la conception et la programmation d'architectures parallèles synchrones, 1989. ,
GRAPHITE: Loop optimizations based on the polyhedral model for GCC, Proceedings of the 4th GCC Developper's Summit, pp.1-18, 2006. ,
URL : https://hal.archives-ouvertes.fr/hal-01257284
Spiral: A generator for platform-adapted libraries of signal processing algorithms, The International Journal of High Performance Computing Applications, vol.18, issue.1, pp.21-45, 2004. ,
Optimizing memory usage in the polyhedral model, ACM Transactions on Programming Languages and Systems (TOPLAS), vol.22, issue.5, pp.773-815, 2000. ,
Generation of efficient nested loops from polyhedra, International Journal of Parallel Programming, vol.28, issue.5, pp.469-498, 2000. ,
Journal of VLSI signal processing systems for signal, image and video technology, vol.1, pp.95-113, 1989. ,
On synthesizing systolic arrays from recurrence equations with linear dependencies, International Conference on Foundations of Software Technology and Theoretical Computer Science, pp.488-503, 1986. ,
Stencils and problem partitionings: Their influence on the performance of multiple processor systems, IEEE Transactions on Computers, vol.36, issue.7, pp.845-858, 1987. ,
DOI : 10.1109/tc.1987.1676980
URL : http://hdl.handle.net/2060/19860016523
Parameterized tiled loops for free, Proceedings of the ACM SIGPLAN 2007 Conference on Programming Language Design and Implementation, pp.405-414, 2007. ,
, Parameterized loop tiling. ACM Trans. Program. Lang. Syst, vol.34, issue.1, p.3, 2012.
Automatic blocking of nested loops, 1990. ,
Parametric tiling of affine loop nests, 15th Workshop on Compilers for Parallel Computing (CPC'10), pp.1-15, 2010. ,
Partitioning of processor arrays: A piecewise regular approach. Integration, the VLSI journal, vol.14, pp.297-332, 1993. ,
Enabling more optimizations in GRAPHITE: ignoring memory-based dependences, Proceedings of the 8th GCC Developper's Summit, 2010. ,
URL : https://hal.archives-ouvertes.fr/inria-00551509
isl: An integer set library for the polyhedral model, Mathematical Software (ICMS'10), vol.6327, pp.299-302, 2010. ,
Automatically tuned linear algebra software, Proceedings of the 1998 ACM/IEEE conference on Supercomputing, pp.1-27, 1998. ,
A data locality optimizing algorithm, ACM Sigplan Notices, vol.26, pp.30-44, 1991. ,
Iteration space tiling for memory hierarchies, Proceedings of the Third SIAM Conference on Parallel Processing for Scientific Computing, pp.357-361, 1989. ,
Loop Tiling for Parallelism, 2000. ,
Alphaz: A system for design space exploration in the polyhedral model, Languages and Compilers for Parallel Computing, 25th International Workshop, LCPC 2012, pp.17-31, 2012. ,