Time4Sys – Integrating Timing Verification in your Engineering Practices - Archive ouverte HAL Access content directly
Poster Communications Year : 2018

Time4Sys – Integrating Timing Verification in your Engineering Practices

(1) , (1) , (2) , (2) , (3) , (3) , (3) , (3) , (4, 5) , (4, 5) , (5, 4) , (6) , (6) , (7) , (7) , (7)
1
2
3
4
5
6
7
Loïc Fejoz
  • Function : Author
  • PersonId : 980119
Realtime-at-Work
Lionel Havet
  • Function : Author
  • PersonId : 978796
Realtime-at-Work
Aurélien Didier
  • Function : Author
ARTAL Technologies
Benoit Viaud
  • Function : Author
ARTAL Technologies
Anh-Toan Bui Long
  • Function : Author
Laboratoire d'Informatique et d'Automatique pour les Systèmes
Thanh Dat Nguyen
  • Function : Author
  • PersonId : 781952
  • IdRef : 199319111
Laboratoire d'Informatique et d'Automatique pour les Systèmes
Yassine Ouhammou
  • Function : Author
Laboratoire d'Informatique et d'Automatique pour les Systèmes
Emmanuel Grolleau
Laboratoire d'Informatique et d'Automatique pour les Systèmes
Adriana Gogonel
Adapter le raisonnement pire cas à différentes criticités
Models and methods of analysis and optimization for systems with real-time and embedded contraints
Cristian Maxim
  • Function : Author
  • PersonId : 980647
Adapter le raisonnement pire cas à différentes criticités
Models and methods of analysis and optimization for systems with real-time and embedded contraints
Liliana Cucu-Grosjean
  • Function : Author
  • PersonId : 884506
Models and methods of analysis and optimization for systems with real-time and embedded contraints
Adapter le raisonnement pire cas à différentes criticités
Rafik Henia
  • Function : Author
Thales Research and Technology [Palaiseau]
Laurent Rioux
  • Function : Author
  • PersonId : 859156
Thales Research and Technology [Palaiseau]
Nicolas Sordon
  • Function : Author
ClearSy Systems Engineering
Nicolas Ayache
  • Function : Author
ClearSy Systems Engineering
Joris Rehm
  • Function : Author
  • PersonId : 756920
  • IdRef : 142454303
ClearSy Systems Engineering

Domains

Computer Science [cs] Embedded Systems

Liliana Cucu-Grosjean  : Connect in order to contact the contributor

https://hal.inria.fr/hal-01957504

Submitted on : Monday, December 17, 2018-1:44:37 PM

Last modification on : Friday, August 5, 2022-12:43:58 PM

Not file

Dates and versions

hal-01957504 , version 1 (17-12-2018)

Identifiers

  • HAL Id : hal-01957504 , version 1

Cite

Loïc Fejoz, Lionel Havet, Aurélien Didier, Benoit Viaud, Anh-Toan Bui Long, et al.. Time4Sys – Integrating Timing Verification in your Engineering Practices. RTSS@Work 2018 - 39th IEEE Real-Time Systems Symposium Workshop, Dec 2018, Nashville, United States. , 2018. ⟨hal-01957504⟩

Export

BibTeX TEI Dublin Core DC Terms EndNote Datacite

Collections

INRIA UNIV-POITIERS INRIA2 LIAS
116 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More